MPC8548E Freescale, MPC8548E Datasheet - Page 123

• Manufacturer Part Number: MPC8548E
• Description: Integrated Processor
• Manufacturer: Freescale

www.DataSheet4U.com
Freescale Semiconductor
e500 core processor frequency
Notes:
1. Caution: The CCB to SYSCLK ratio and e500 core to CCB ratio settings must be chosen such that the resulting SYSCLK
2.)The minimum e500 core frequency is based on the minimum platform frequency of 333 MHz.
Memory bus clock speed
Notes:
1. Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting
2. The memory bus speed is half of the DDR/DDR2 data rate, hence, half of the platform clock frequency.
Memory bus clock speed
Notes:
1. Caution: The CCB clock to SYSCLK ratio and e500 core to CCB clock ratio settings must be chosen such that the resulting
2. The memory bus speed is half of the DDR/DDR2 data rate, hence, half of the platform clock frequency.
frequency, e500 (core) frequency, and CCB frequency do not exceed their respective maximum or minimum operating
frequencies. Refer to
SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum
operating frequencies. Refer to
settings.
SYSCLK frequency, e500 (core) frequency, and CCB clock frequency do not exceed their respective maximum or minimum
operating frequencies. Refer to
settings.
Characteristic
Table 73. Memory Bus Clocking Specifications (MPC8548E and MPC8547E)
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 4
Characteristic
Characteristic
Section 19.2, “CCB/SYSCLK PLL Ratio,”
Table 72. Processor Core Clocking Specifications (MPC8543E)
Table 74. Memory Bus Clocking Specifications (MPC8545E)
Section 19.2, “CCB/SYSCLK PLL Ratio,”
Section 19.2, “CCB/SYSCLK PLL Ratio,”
Min
800
Maximum Processor Core Frequency
800 MHz
Maximum Processor Core Frequency
Maximum Processor Core Frequency
and
Max
800
Section 19.3, “e500 Core PLL Ratio,”
Min
166
Min
166
1000, 1200, 1333 MHz
800, 1000, 1200 MHz
and
and
Section 19.3, “e500 Core PLL Ratio,”
Section 19.3, “e500 Core PLL Ratio,”
Min
800
1000 MHz
Max
Max
266
200
1000
Max
for ratio settings.
MHz
MHz
MHz
Unit
Unit
Unit
for ratio
for ratio
Notes
Notes
Notes
Clocking
1, 2
1, 2
1, 2
123