MPC8548E Freescale, MPC8548E Datasheet - Page 8

no-image

MPC8548E

Manufacturer Part Number
MPC8548E
Description
Integrated Processor
Manufacturer
Freescale
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8548ECEPXAUJB
Manufacturer:
FREESCAL
Quantity:
745
Part Number:
MPC8548ECHXAQG
Manufacturer:
FREESCAL
Quantity:
853
Part Number:
MPC8548ECHXAQG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECHXAUJ
Manufacturer:
MOT
Quantity:
12 388
Part Number:
MPC8548ECHXAUJ
Manufacturer:
FREESCAL
Quantity:
591
Part Number:
MPC8548ECPXAQGB
Manufacturer:
FREESCAL
Quantity:
648
Part Number:
MPC8548ECPXAQGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECPXATGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECPXAUJB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECVJAUJD
0
Part Number:
MPC8548ECVTAQGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECVTAUJB
Manufacturer:
FREESCALE
Quantity:
20 000
www.DataSheet4U.com
Overview
8
— Memory prefetching of PCI read accesses
— Supports posting of processor-to-PCI and PCI-to-memory writes
— PCI 3.3-V compatible
— Selectable hardware-enforced coherency
Serial RapidIO™ interface unit
— Supports RapidIO™ Interconnect Specification, Revision 1.2
— Both 1x and 4x LP-serial link interfaces
— Long- and short-haul electricals with selectable pre-compensation
— Transmission rates of 1.25, 2.5, and 3.125 Gbaud (data rates of 1.0, 2.0, and 2.5 Gbps) per lane
— Auto detection of 1x- and 4x-mode operation during port initialization
— Link initialization and synchronization
— Large and small size transport information field support selectable at initialization time
— 34-bit addressing
— Up to 256 bytes data payload
— All transaction flows and priorities
— Atomic set/clr/inc/dec for read-modify-write operations
— Generation of IO_READ_HOME and FLUSH with data for accessing cache-coherent data at
— Receiver-controlled flow control
— Error detection, recovery, and time-out for packets and control symbols as required by the
— Register and register bit extensions as described in part VIII (Error Management) of the
— Hardware recovery only
— Register support is not required for software-mediated error recovery.
— Accept-all mode of operation for fail-over support
— Support for RapidIO error injection
— Internal LP-serial and application interface-level loopback modes
— Memory and PHY BIST for at-speed production test
RapidIO-compatible message unit
— 4 Kbytes of payload per message
— Up to sixteen 256-byte segments per message
— Two inbound data message structures within the inbox
— Capable of receiving three letters at any mailbox
— Two outbound data message structures within the outbox
— Capable of sending three letters simultaneously
— Single segment multicast to up to 32 devIDs
— Chaining and direct modes in the outbox
a remote memory system
RapidIO specification
RapidIO specification
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 4
Freescale Semiconductor

Related parts for MPC8548E