MPC8548E Freescale, MPC8548E Datasheet - Page 4

no-image

MPC8548E

Manufacturer Part Number
MPC8548E
Description
Integrated Processor
Manufacturer
Freescale
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8548ECEPXAUJB
Manufacturer:
FREESCAL
Quantity:
745
Part Number:
MPC8548ECHXAQG
Manufacturer:
FREESCAL
Quantity:
853
Part Number:
MPC8548ECHXAQG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECHXAUJ
Manufacturer:
MOT
Quantity:
12 388
Part Number:
MPC8548ECHXAUJ
Manufacturer:
FREESCAL
Quantity:
591
Part Number:
MPC8548ECPXAQGB
Manufacturer:
FREESCAL
Quantity:
648
Part Number:
MPC8548ECPXAQGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECPXATGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECPXAUJB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECVJAUJD
0
Part Number:
MPC8548ECVTAQGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECVTAUJB
Manufacturer:
FREESCALE
Quantity:
20 000
www.DataSheet4U.com
Overview
4
— Contiguous or discontiguous memory mapping
— Read-modify-write support for RapidIO atomic increment, decrement, set, and clear
— Sleep mode support for self-refresh SDRAM
— On-die termination support when using DDR2
— Supports auto refreshing
— On-the-fly power management using CKE signal
— Registered DIMM support
— Fast memory access via JTAG port
— 2.5-V SSTL_2 compatible I/O (1.8-V SSTL_1.8 for DDR2)
— Support for battery-backed main memory
Programmable interrupt controller (PIC)
— Programming model is compliant with the OpenPIC architecture.
— Supports 16 programmable interrupt and processor task priority levels
— Supports 12 discrete external interrupts
— Supports 4 message interrupts with 32-bit messages
— Supports connection of an external interrupt controller such as the 8259 programmable
— Four global high resolution timers/counters that can generate interrupts
— Supports a variety of other internal interrupt sources
— Supports fully nested interrupt delivery
— Interrupts can be routed to external pin for external processing.
— Interrupts can be routed to the e500 core’s standard or critical interrupt inputs.
— Interrupt summary registers allow fast identification of interrupt source.
Integrated security engine (SEC) optimized to process all the algorithms associated with IPSec,
IKE, WTLS/WAP, SSL/TLS, and 3GPP
— Four crypto-channels, each supporting multi-command descriptor chains
— PKEU—public key execution unit
— DEU—Data Encryption Standard execution unit
– Up to 32 simultaneous open pages for DDR2
transactions
interrupt controller
– Dynamic assignment of crypto-execution units via an integrated controller
– Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
– RSA and Diffie-Hellman; programmable field size up to 2048 bits
– Elliptic curve cryptography with F
– DES, 3DES
– Two key (K1, K2) or three key (K1, K2, K3)
– ECB and CBC modes for both DES and 3DES
511 bits
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 4
2
m and F(p) modes and programmable field size up to
Freescale Semiconductor

Related parts for MPC8548E