MPC8548E Freescale, MPC8548E Datasheet - Page 21

no-image

MPC8548E

Manufacturer Part Number
MPC8548E
Description
Integrated Processor
Manufacturer
Freescale
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8548ECEPXAUJB
Manufacturer:
FREESCAL
Quantity:
745
Part Number:
MPC8548ECHXAQG
Manufacturer:
FREESCAL
Quantity:
853
Part Number:
MPC8548ECHXAQG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECHXAUJ
Manufacturer:
MOT
Quantity:
12 388
Part Number:
MPC8548ECHXAUJ
Manufacturer:
FREESCAL
Quantity:
591
Part Number:
MPC8548ECPXAQGB
Manufacturer:
FREESCAL
Quantity:
648
Part Number:
MPC8548ECPXAQGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECPXATGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECPXAUJB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECVJAUJD
0
Part Number:
MPC8548ECVTAQGB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8548ECVTAUJB
Manufacturer:
FREESCALE
Quantity:
20 000
www.DataSheet4U.com
6.2
This section provides the AC electrical characteristics for the DDR SDRAM interface. The DDR
controller supports both DDR1 and DDR2 memories. DDR1 is supported with the following AC timings
at data rates of 333 MHz. DDR2 is supported with the following AC timings at data rates down to
333 MHz.
6.2.1
Table 15
Table 16
Table 17
Freescale Semiconductor
At recommended operating conditions
At recommended operating conditions.
At recommended operating conditions.
AC input low voltage
AC input high voltage
AC input low voltage
AC input high voltage
Controller Skew for MDQS—MDQ/MECC
Notes:
1. t
2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t
will be captured with MDQS[n]. This should be subtracted from the total timing budget.
determined by the following equation: t
absolute value of t
CISKEW
provides the input AC timing specifications for the DDR SDRAM when GV
provides the input AC timing specifications for the DDR SDRAM when GV
provides the input AC timing specifications for the DDR SDRAM interface.
represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that
DDR SDRAM AC Electrical Characteristics
DDR SDRAM Input AC Timing Specifications
MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 4
Table 15. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface
Parameter
Table 16. DDR SDRAM Input AC Timing Specifications for 2.5-V Interface
CISKEW
Parameter
Parameter
.
Table 17. DDR SDRAM Input AC Timing Specifications
533 MHz
400 MHz
333 MHz
DISKEW
= ± (T/4 – abs(t
Symbol
t
CISKEW
CISKEW
Symbol
Symbol
V
V
V
V
IL
IH
IL
IH
)) where T is the clock period and abs(t
–300
–365
–390
Min
MV
MV
REF
REF
Min
Min
+ 0.25
+ 0.31
Max
300
365
390
DISKEW
MV
MV
REF
REF
DD
DD
DDR and DDR2 SDRAM
Max
Max
. This can be
(typ) = 1.8 V.
(typ) = 2.5 V.
– 0.25
– 0.31
Unit
ps
CISKEW
Notes
) is the
Unit
Unit
1, 2
V
V
V
V
21

Related parts for MPC8548E