LM3S2965-IQC20-A0T Luminary Micro, Inc., LM3S2965-IQC20-A0T Datasheet - Page 272

no-image

LM3S2965-IQC20-A0T

Manufacturer Part Number
LM3S2965-IQC20-A0T
Description
Microcontroller
Manufacturer
Luminary Micro, Inc.
Datasheet
Analog-to-Digital Converter (ADC)
ADC Sample Sequencer Priority (ADCSSPRI)
Base 0x4003.8000
Offset 0x020
Type R/W, reset 0x0000.3210
272
Reset
Reset
Type
Type
Bit/Field
31:14
13:12
11:10
9:8
7:6
5:4
3:2
1:0
RO
RO
31
15
0
0
reserved
Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020
This register sets the priority for each of the Sample Sequencers. Out of reset, Sequencer 0 has
the highest priority, and sample sequence 3 has the lowest priority. When reconfiguring sequence
priorities, each sequence must have a unique priority or the ADC behavior is inconsistent.
RO
RO
30
14
0
0
reserved
reserved
reserved
reserved
Name
SS3
SS2
SS1
SS0
R/W
RO
29
13
0
1
SS3
R/W
RO
28
12
0
1
RO
RO
Type
27
11
R/W
R/W
R/W
R/W
0
0
RO
RO
RO
RO
reserved
RO
RO
26
10
0
0
Reset
0x3
0x2
0x1
0x0
0
0
0
0
R/W
RO
25
0
9
1
Preliminary
SS2
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
The SS3 field contains a binary-encoded value that specifies the priority
encoding of Sample Sequencer 3. A priority encoding of 0 is highest
and 3 is lowest. The priorities assigned to the Sequencers must be
uniquely mapped. ADC behavior is not consistent if two or more fields
are equal.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
The SS2 field contains a binary-encoded value that specifies the priority
encoding of Sample Sequencer 2.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
The SS1 field contains a binary-encoded value that specifies the priority
encoding of Sample Sequencer 1.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
The SS0 field contains a binary-encoded value that specifies the priority
encoding of Sample Sequencer 0.
R/W
RO
24
0
8
0
reserved
RO
RO
23
0
7
0
reserved
RO
RO
22
0
6
0
R/W
RO
21
0
5
0
SS1
R/W
RO
20
0
4
1
RO
RO
19
0
3
0
reserved
RO
RO
18
0
2
0
June 04, 2007
R/W
RO
17
0
1
0
SS0
R/W
RO
16
0
0
0

Related parts for LM3S2965-IQC20-A0T