LM3S2965-IQC20-A0T Luminary Micro, Inc., LM3S2965-IQC20-A0T Datasheet - Page 475

• Manufacturer Part Number: LM3S2965-IQC20-A0T
• Description: Microcontroller
• Manufacturer: Luminary Micro, Inc.

()
Base 0x4002.8000
Offset
Type R/W, reset 0x0000.0000
June 04, 2007
Reset
Reset
Type
Type
Bit/Field
31:14
13
12
11
10
RO
RO
31
15
0
0
reserved
Register 13: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044
Register 14: PWM1 Interrupt and Trigger Enable (PWM1INTEN), offset 0x084
Register 15: PWM2 Interrupt and Trigger Enable (PWM2INTEN), offset 0x0C4
These registers control the interrupt and ADC trigger generation capabilities of the PWM generators
(PWM0INTEN controls the PWM generator 0 block, and so on). The events that can cause an
interrupt or an ADC trigger are:
■
■
■
■
■
■
Any combination of these events can generate either an interrupt or an ADC trigger, though no
determination can be made as to the actual event that caused an ADC trigger if more than one is
specified.
RO
RO
The counter being equal to the load register
The counter being equal to zero
The counter being equal to the comparator A register while counting up
The counter being equal to the comparator A register while counting down
The counter being equal to the comparator B register while counting up
The counter being equal to the comparator B register while counting down
30
14
0
0
TrCmpBD
TrCmpBU
TrCmpAD
TrCmpAU
reserved
TrCmpBD
Name
R/W
RO
29
13
0
0
TrCmpBU
R/W
RO
28
12
0
0
TrCmpAD
R/W
RO
Type
27
11
R/W
R/W
R/W
R/W
0
0
RO
TrCmpAU
R/W
RO
26
10
0
0
Reset
TrCntLoad
0
0
0
0
0
R/W
RO
25
0
9
0
Preliminary
TrCntZero
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
When 1, a trigger pulse is output when the counter matches the
comparator B value and the counter is counting down.
When 1, a trigger pulse is output when the counter matches the
comparator B value and the counter is counting up.
When 1, a trigger pulse is output when the counter matches the
comparator A value and the counter is counting down.
When 1, a trigger pulse is output when the counter matches the
comparator A value and the counter is counting up.
R/W
RO
24
0
8
0
reserved
RO
RO
23
0
7
0
reserved
RO
RO
22
0
6
0
IntCmpBD
R/W
RO
21
0
5
0
IntCmpBU
R/W
RO
20
0
4
0
IntCmpAD
LM3S2965 Microcontroller
R/W
RO
19
0
3
0
IntCmpAU
R/W
RO
18
0
2
0
IntCntLoad
R/W
RO
17
0
1
0
IntCntZero
R/W
RO
16
0
0
0
475