MT9072 Zarlink Semiconductor, Inc., MT9072 Datasheet - Page 169

no-image

MT9072

Manufacturer Part Number
MT9072
Description
Octal T1-E1-J1 Framer
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9072AV
Manufacturer:
ZARLINK
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
TRIQUINT
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
ZARLINK
Quantity:
20 000
Advance Information
16.2.3
Tables 147 to 157 describe the bit functions of each of the Master Control Registers in the MT9072 in E1
Mode.
Each register is repeated for each of the 8 framers. Framer 0 is addressed with Y=0, Framer 1 with Y=1,
Framer 2 with Y=2 and so on up to Framer 7 with Y=7 (where Y represents the 4 most significant address bits
(MSB) A11-A8). In addition, a simultaneous write to all 8 framers is possible by setting the MSB address to Y=8
(1000).
A (0), (1) or (#) in the “Name” column of these tables indicates the state of the data bits after a reset (RESET,
RSTC or RST). The (#) indicates that a (0) or (1) is possible.
Bit
15
14
13
12
11
10
9
8
7
Name
TAIS0
ASEL
TALM
TAI16
ARAI
TAIS
TIU0
IMA
(0)
(0)
(0)
(0)
(0)
(0)
TE
(0)
(0)
Master Control Registers (Y00 - Y09) Bit Functions
Table 147 - Alarm and Framing Control Register Y00 (R/W Address Y00) (E1)
Inverse Mux for ATM Mode. Setting this bit high the I/O ports to allow for easy connection to one
of the Zarlink IMA devices such as the MT90220. DSTi becomes a serial 2.048 data stream. C4b
becomes a 4.096 MHz clock that clocks DSTi as the St-Bus. RXFPB becomes a framing pulse that
flags the E1 stream coming from the pin DSTo. The data from DSTo is clocked out on RXDLC. Set
this pin low for all other applications. Note that signalling operations CSTi/CSTo do not function
with the IMA Mode. The global control register 900 bit CK1 is ignored for this framer. 8.192 Mbit/s
backplane mode is not supported if IMA mode is selected on any one framer.
AIS Select. This bit selects the criteria on which the detection of a valid alarm indication signal
(AIS=1 of register address Y11) is based. If zero, the criteria is fewer than three zeros in a two
frame period (512 bits). If one, the criteria is fewer than three zeros in each of two consecutive
double-frame periods (512 bits per double-frame).
Automatic Remote Alarm Indication (RAI) Operation. This bit determines the source for the
Remote Alarm Indication bit (the A bit) of the transmit PCM30 signal (time-slot 0 bit 3 of NFAS
frames). If zero, the source for the A bit is the RAI bit of the Timer and Alarm Status Register
(address Y11), and consequently, will change automatically. That is, A=0 when basic
synchronization has been acquired (RAI=0), and A=1 when basic synchronization has not been
acquired (RAI=1).
If the ARAI bit is set to one, the A bit is controlled through the TALM control bit (register address
Y00).
Transmit Remote Alarm. This bit is the source for the Remote Alarm Indication bit (the A bit) of
the transmit PCM30 signal (timeslot 0 bit 3 of NFAS frames) when the ARAI control bit (register
address Y00) is set to one. The TALM bit is used to signal an alarm to the remote end of the
PCM30 link (one - alarm, zero - normal).
Transmit Alarm Indication Signal. If one, an all ones signal is transmitted in all timeslots except
zero and 16. If zero, timeslots function normally.
Transmit AIS Timeslot Zero. If one, an all ones signal is transmitted in timeslot zero. If zero,
timeslot zero functions normally.
Transmit AIS Timeslot 16. If one, an all ones signal is transmitted in timeslot 16. If zero, timeslot
functions normally.
Transmit E bits. If zero, and CRC-4 synchronization is achieved, the PCM30 link E-bits transmit
the received CRC-4 comparison results to the distant end of the link, as per G.703. If zero, and
CRC-4 synchronization is lost, the E-bits transmit zero. If one, and CRC-4 synchronization is lost
the transmit E-bits will be one.
Transmit International Use Zero. This bit is transmitted on the PCM30 2048kb/s link in bit
position one of time-slot 0 of all the frame-alignment signal (FAS) frames when CRC-4 operation is
disabled (CSYN=1 of register address Y00). The TIU0 bit is reserved for international use and
should normally be kept at one. If CRC-4 operation is enabled (CSYN=0), this bit is ignored.
Functional Description
MT9072
169

Related parts for MT9072