MT9072 Zarlink Semiconductor, Inc., MT9072 Datasheet - Page 66
MT9072
Manufacturer Part Number
MT9072
Description
Octal T1-E1-J1 Framer
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet
1.MT9072.pdf
(278 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT9072AV
Manufacturer:
ZARLINK
Quantity:
56
Company:
Part Number:
MT9072AV2
Manufacturer:
TRIQUINT
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
ZARLINK
Quantity:
20 000
- Current page: 66 of 278
- Download datasheet (2Mb)
MT9072
7.2.2.1 E1 Channel Associated Signaling (CAS) Transmit from ST-BUS CSTi to PCM30
Table 25 shows the detailed bit mapping of CSTi timeslots to transmit PCM30 frames.
7.2.2.2 E1 Channel Associated Signaling (CAS) Receive from PCM30 to ST-BUS CSTo
Table 26 shows the detailed bit mapping of CSTo timeslots from receive PCM30 frames.
7.2.3
The CSIG control bit (register address Y03) must be set to one for Common Channel signaling (CCS)
operation. CCS on the transmit PCM30 link (bit positions one to eight of timeslots 15, 16 and/or 31 of every
frame) may be sourced from the ST-BUS DSTi stream or from the ST-BUS CSTi stream. If the TS15E, TS16E
& TS31E control bits (register address Y06) are zero, the transmit data will be sourced from the ST-BUS DSTi
stream timeslots 15, 16 and 31, if these bits are one, then the signaling data will be sourced from the ST-BUS
CSTi stream. Note that any combination of the TS15E, TS16E & TS31E control bits (register address Y06) may
be enabled. The CSTi source timeslots for the PCM30 timeslot 15, 16 and 31, are determined respectively by
the 15C4-15C0, 16C4-31C0 and 31C4-31C0 (register address Y07) programming bits. Table 27 shows the
66
Note 1. For 2.048Mbit/s operation, m=1 and n=0.
Note 2. For 8.192Mbit/s operation, m=4 and n =0,1,2,3 where n corresponds to the framer number (i.e. n=0=framer 0... n=3= framer
3).
Note 3. The number following the ABCD signaling bit letter designates the channel number (i.e. A30 designates channel 30).
Note 4. For these functions to be valid, CAS mode must be selected (CSIG=0 register address Y03).
Note 5. “1” indicates bit positions in a logic high state.
Table 25 - Transmit PCM30 CAS Channels 1 to 30 from ST-BUS 2.048Mbit/s or 8.192Mbit/s CSTi (E1)
Note 1. For 2.048Mbit/s operation, m=1 and n=0.
Note 2. For 8.192Mbit/s operation, m=4 and n =0,1,2,3 where n corresponds to the framer number (i.e. n=0=framer 0... n=3= framer 3)
Note 3. The number following the ABCD signaling bit letter designates the channel number (i.e. A30 designates channel 30).
Note 4. For these functions to be valid, CAS mode must be selected (CSIG=0 register address Y03), and the required ST-BUS
channels must be enabled (CASS=0 of register address Y90-YAF).
Note 5. # indicates data which is not transmitted.
1 to 15
Frame
1 to 15
Frame
Table 26 - Receive PCM30 CAS Channels 1 to 30 to ST-BUS 2.048Mbits or 8.192Mbits CSTo (E1)
CAS
0
0
E1 Common Channel Signaling (CCS) Transmit from ST-BUS CSTi and DSTi to PCM30
17m + n to
1m + n to
17m + n to
Timeslot
as above as above
15m + n
16m + n
31m + n
Timeslot
1m + n to
as above as above
15m + n
16m + n not used.
31m + n
0 + n
0 + n
not used.
#,#,#,#,A1, B1, C1, D1 to
#,#,#,#,A15, B15, C15, D15
not used.
#,#,#,#,A16, B16, C16, D16, to
#,#,#,#,A30, B30, C30, D30
not used.
1,1,1,1,A1, B1, C1, D1, to
1,1,1,1,A15, B15, C15, D15
1,1,1,1,A16, B16, C16, D16, to
1,1,1,1,A30, B30, C30, D30
ST-BUS CSTi
ST-BUS CSTo
Data Bits (B7-B0)
Data Bits (B7-B0)
Timeslot
Timeslot
16
16
16
16
CAS Multiframe Alignment Signal
A1, B1, C1, D1, A16, B16, C16, D16 to
A15, B15, C15, D15, A30, B30, C30, D30
CAS Multiframe Alignment Signal
A1, B1, C1, D1, A16, B16, C16, D16 to
A15, B15, C15, D15, A30, B30, C30, D30
PCM30 Transmit
PCM30 Receive
Data Bits (B1-B8)
Data Bits (B1-B8)
Advance Information
Related parts for MT9072
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV) and Stratum (3, 4, 4E) Applications
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
PLL, Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Framer, Framer Circuit, T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer: Framer Circuit: T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual reference frequency selectable 3.3V Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV), Stratum (3, 4, 4E) and STS-3/OC3 Systems
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual Reference Frequency Selectable, 3.3 V Digital PLL with Multiple Clock Outputs for T1/E1 and Stratum 4 and 4E Applications, with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
T1/E1/J1 Single Chip Transceiver
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
SMX-Switch, SMX-Switch Matrix Module
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Large Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Switch Fabric, 131.072Mbps Switching Bandwidth, 3.3V Supply Voltage, 120-PBGA
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Quad Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
1024 Channels TDM (ST-BUS) to Parallel Bus Access Circuit (PAC)
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Interface, Digital Subscriber Interface Circuit
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet: