ADUC7025BCPZ32-RL7 AD [Analog Devices], ADUC7025BCPZ32-RL7 Datasheet - Page 70

• Manufacturer Part Number: ADUC7025BCPZ32-RL7
• Description: Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
• Manufacturer: AD [Analog Devices]

Table 62. I2C0CFG MMR Bit Descriptions
Bit
31:5
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
I2CxDIV Registers
Name
I2C0DIV
I2C1DIV
I2CxDIV are the clock divider registers.
I2CxIDx Registers
Name
I2C0ID0
I2C0ID1
I2C0ID2
I2C0ID3
I2C1ID0
I2C1ID1
I2C1ID2
I2C1ID3
Description
Reserved. These bits should be written by the user as 0.
Enable Stop Interrupt. Set by the user to generate an interrupt upon receiving a stop condition and after receiving a valid start
condition + matching address. Cleared by the user to disable the generation of an interrupt upon receiving a stop condition.
Reserved.
Reserved.
Enable Stretch SCL (Holds SCL Low). Set by the user to stretch the SCL line. Cleared by the user to disable stretching of the SCL line.
Reserved.
Slave Tx FIFO Request Interrupt Enable. Set by the user to disable the slave Tx FIFO request interrupt. Cleared by the user to
generate an interrupt request just after the negative edge of the clock for the R/W bit. This allows the user to input data into the
slave Tx FIFO if it is empty. At 400 ksps and the core clock running at 41.78 MHz, the user has 45 clock cycles to take appropriate
action, taking interrupt latency into account.
General Call Status Bit Clear. Set by the user to clear the general call status bits. Cleared automatically by hardware after the general
call status bits have been cleared.
Master Serial Clock Enable Bit. Set by user to enable generation of the serial clock in master mode. Cleared by user to disable serial
clock in master mode.
Loop Back Enable Bit. Set by user to internally connect the transition to the reception to test user software. Cleared by user to
operate in normal mode.
Start Back-Off Disable Bit. Set by user in multimaster mode. If losing arbitration, the master immediately tries to retransmit. Cleared
by user to enable start back-off. After losing arbitration, the master waits before trying to retransmit.
Hardware General Call Enable. When this bit and the general call enable bit are set, and have received a general call (address 0x00)
and a data byte, the device checks the contents of the I2C0ALT against the receive register. If they match, then the device has
received a hardware general call. This is used if a device needs urgent attention from a master device without knowing which
master it needs to turn to. This is a "to whom it may concern" call. The ADuC7019/7020/7021/7022/7024/7025/7026/7027 watch for
these addresses. The device that requires attention embeds its own address into the message. All masters listen and the master
that knows how to handle the device contacts its slave and acts appropriately. The LSB of the I2C0ALT register should always be
written to a 1, as per I
General Call Enable Bit. Set this bit to enable the slave device to ACK an I
recognizes a data bit. If it receives a 0x06 as the data byte, “Reset and write programmable part of slave address by hardware, ” then
the I
general call interrupt status bit sets on any general call. It is up to the user to take correct action by setting up the I
a reset. If it receives a 0x04 as the data byte, “Write programmable part of slave address by hardware, ” then the general call interrupt
status bit sets on any general call. It is up to the user to take correct action by reprogramming the device address.
Reserved.
Master Enable Bit. Set by user to enable the master I
Slave Enable Bit. Set by user to enable the slave I
I2C0ID0, I2C0ID1, I2C0ID2, and I2C0ID3. If the device address is recognized, the part participates in the slave transfer sequence.
Cleared by user to disable the slave I
Address
0xFFFF0830
0xFFFF0930
Address
0xFFFF0838
0xFFFF083C
0xFFFF0840
0xFFFF0844
0xFFFF0938
0xFFFF093C
0xFFFF0940
0xFFFF0944
2
C interface resets as per the I
2
C January 2000 specification.
Default Value
0x1F1F
0x1F1F
Default Value
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
2
C January 2000 specification. This command can be used to reset an entire I
2
C channel.
Access
R/W
R/W
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
2
C channel. A slave transfer sequence is monitored for the device address in
Rev. A | Page 70 of 92
2
C channel. Cleared by user to disable the master I
I2CxID0, I2CxID1, I2CxID2, and I2CxID3 are slave address
device ID registers of I2Cx.
I2CxCCNT Registers
Name
I2C0CCNT
I2C1CCNT
I2CxCCNT are 8-bit start/stop generation counters. They hold
off SDA low for start and stop conditions.
I2CxFSTA Registers
Name
I2C0FSTA
I2C1FSTA
I2CxFSTA are FIFO status registers.
2
C general call, address 0x00 (write). The device then
ADuC7019/20/21/22/24/25/26/27
Address
0xFFFF0848
0xFFFF0948
Address
0xFFFF084C
0xFFFF094C
Default Value
0x01
0x01
Default Value
0x0000
0x0000
2
C channel.
2
C system. The
2
C interface after
Access
R/W
R/W
Access
R
R