ADUC7025BCPZ32-RL7 AD [Analog Devices], ADUC7025BCPZ32-RL7 Datasheet - Page 71

• Manufacturer Part Number: ADUC7025BCPZ32-RL7
• Description: Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
• Manufacturer: AD [Analog Devices]

Table 63. I2C0FSTA MMR Bit Descriptions
Bit
15:0
9
8
7:6
5:4
3:2
1:0
PROGRAMMABLE LOGIC ARRAY (PLA)
Every ADuC7019/7020/7021/7022/7024/7025/7026/7027
integrates a fully programmable logic array (PLA), which
consists of two independent but interconnected PLA blocks.
Each block consists of eight PLA elements, which gives each
part a total of 16 PLA elements.
Each PLA element contains a two-input look-up table that can
be configured to generate any logic output function based on
two inputs and a flip-flop. This is represented in Figure 62.
Value
00
01
10
11
00
01
10
11
00
01
10
11
00
01
10
11
0
1
Description
Reserved.
Master Transmit FIFO Flush. Set by the user to
flush the master Tx FIFO. Cleared automatically
once the master Tx FIFO is flushed. This bit also
flushes the slave receive FIFO.
Slave Transmit FIFO Flush. Set by the user to
flush the slave Tx FIFO. Cleared automatically
once the slave Tx FIFO is flushed.
Master Rx FIFO Status Bits.
FIFO Empty.
Byte Written to FIFO.
1 Byte in FIFO.
FIFO Full.
Master Tx FIFO Status Bits.
FIFO Empty.
Byte Written to FIFO.
1 Byte in FIFO.
FIFO Full.
Slave Rx FIFO Status Bits.
FIFO Empty.
Byte Written to FIFO.
1 Byte in FIFO.
FIFO Full.
Slave Tx FIFO Status Bits.
FIFO Empty.
Byte Written to FIFO.
1 Byte in FIFO.
FIFO Full.
2
3
Figure 62. PLA Element
A
B
LOOK-UP
TABLE
4
Rev. A | Page 71 of 92
In total, 30 GPIO pins are available on each ADuC7019/7020/
7021/7022/7024/7025/7026/7027 for the PLA. These include 16
input pins and 14 output pins, which need to be configured in
the GPxCON register as PLA pins before using the PLA. Note
that the comparator output is also included as one of the 16
input pins.
The PLA is configured via a set of user MMRs. The output(s) of
the PLA can be routed to the internal interrupt system, to the
CONV
PLA output pins.
The two blocks can be interconnected as follows:
•
•
Table 64. Element Input/Output
Element
0
1
2
3
4
5
6
7
PLA MMRs Interface
The PLA peripheral interface consists of the 22 MMRs
described in this section.
PLAELMx Registers
Name
PLAELM0
PLAELM1
PLAELM2
PLAELM3
PLAELM4
PLAELM5
PLAELM6
PLAELM7
PLAELM8
PLAELM9
PLAELM10
PLAELM11
PLAELM12
PLAELM13
PLAELM14
PLAELM15
Output of Element 15 (Block 1) can be fed back to Input 0 of
Mux 0 of Element 0 (Block 0)
Output of Element 7 (Block 0) can be fed back to the Input 0
of Mux 0 of Element 8 (Block 1)
START
PLA Block 0
ADuC7019/20/21/22/24/25/26/27
Input
P1.0
P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P0.0
signal of the ADC, to a MMR, or to any of the 16
Address
0xFFFF0B00
0xFFFF0B04
0xFFFF0B08
0xFFFF0B0C
0xFFFF0B10
0xFFFF0B14
0xFFFF0B18
0xFFFF0B1C
0xFFFF0B20
0xFFFF0B24
0xFFFF0B28
0xFFFF0B2C
0xFFFF0B30
0xFFFF0B34
0xFFFF0B38
0xFFFF0B3C
Output
P1.7
P0.4
P0.5
P0.6
P0.7
P2.0
P2.1
P2.2
Default Value
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
0x0000
Element
8
9
10
11
12
13
14
15
PLA Block 1
Input
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Output
P4.0
P4.1
P4.2
P4.3
P4.4
P4.5
P4.6
P4.7