AT32UC3A3128 Atmel Corporation, AT32UC3A3128 Datasheet - Page 82

• Manufacturer Part Number: AT32UC3A3128
• Manufacturer: Atmel Corporation

Specifications of AT32UC3A3128

• Flash (kbytes): 128 Kbytes
• Pin Count: 144
• Max. Operating Frequency: 66 MHz
• Cpu: 32-bit AVR
• # Of Touch Channels: 32
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 110
• Ext Interrupts: 110
• Usb Transceiver: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device + OTG
• Spi: 6
• Twi (i2c): 2
• Uart: 4
• Lin: 4
• Ssc: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 16
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 128
• Self Program Memory: YES
• External Bus Interface: 1
• Dram Memory: sdram
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0 to 3.6
• Operating Voltage (vcc): 3.0 to 3.6
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 6
• Output Compare Channels: 18
• Input Capture Channels: 12
• Pwm Channels: 12
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

8.12
8.13
8.14
32002F–03/2010
Branch instructions
Call instructions
Return from execution mode instructions
The branch instructions cause a pipeline flush and change-of-flow if taken. Two cycles must be
added to the issue latency if the branch is taken.
Table 8-9.
Call instructions behave similarly to branches, except that the link register (LR) must be
updated. The issue latency presented in the table includes the branch penalty.
The breakpoint instruction takes a single cycle if Debug mode is disabled, in this case it exe-
cutes as a nop. The breakpoint instruction updates RAR_DBG instead of LR.
Table 8-10.
The rete and rets instruction may pop the status register and return address from the system
stack, and perform a branch to the return address. The retd instruction gets the return address
and return status registers from the RAR_DBG and RSR_DBG system registers. The issue
latency presented in the table includes the branch penalty.
Mnemonics
br{cond3}
br{cond4}
rjmp
ret{cond4}
Mnemonics
acall
icall
mcall
rcall
scall
sscall
breakpoint
Branch instructions
Call instructions
C
E
C
C
C
C
E
C
E
C
C
C
Operands
disp
disp
disp
Rs
Operands
disp
Rd
Rp[disp]
disp
disp
Description
Branch if condition satisfied.
Relative jump.
Conditional return from subroutine with move
and test of return value.
Description
Register indirect call.
Memory call.
Relative call.
Secure State call. CPU revision 3 and higher
only.
Application call
Supervisor call
Breakpoint.
AVR32
Issue
latency
4
4
4
4
4
6
5
3
Issue
latency
1
1
1
1
82