PIC18F258 MICROCHIP [Microchip Technology], PIC18F258 Datasheet - Page 126

no-image

PIC18F258

Manufacturer Part Number
PIC18F258
Description
High Performance, 28/40-Pin Enhanced FLASH Microcontrollers with CAN
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F258-E/SO
Manufacturer:
MIC
Quantity:
20 000
Part Number:
PIC18F258-I/P
Manufacturer:
ST
Quantity:
320
Part Number:
PIC18F258-I/SO
Manufacturer:
MICROCHIP
Quantity:
2 000
Part Number:
PIC18F258-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F2580
Manufacturer:
MIC
Quantity:
20 000
Part Number:
PIC18F2580-E/ML
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC18F2580-E/SO
Manufacturer:
Microchi
Quantity:
2 952
Part Number:
PIC18F2580-E/SP
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC18F2580-I/SO
Manufacturer:
MICRO
Quantity:
10
Part Number:
PIC18F2580-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F2580-I/SO
0
Part Number:
PIC18F2585-I/SO
Quantity:
2
PIC18FXX8
15.3
In Compare mode, the 16-bit CCPR1 and ECCPR1
register value is constantly compared against either the
TMR1 register pair value, or the TMR3 register pair
value. When a match occurs, the CCP1 pin can have
one of the following actions:
• Driven high
• Driven low
• Toggle output (high to low or low to high)
• Remains unchanged
The action on the pin is based on the value of control
bits CCP1M3:CCP1M0. At the same time, interrupt flag
bit CCP1IF is set.
15.3.1
The user must configure the CCP1 pin as an output by
clearing the appropriate TRISC bit.
FIGURE 15-2:
DS41159B-page 124
Note:
Note: I/O pins have diode protection to V
Special Event Trigger will:
CCP1
Compare Mode
Clearing the CCP1CON register will force
the CCP1 compare output latch to the
default low level. This is not the data latch.
Reset Timer1 or Timer3 (but not set Timer1 or Timer3 Interrupt Flag bit)
Set bit GO/DONE, which starts an A/D conversion (ECCP1 only)
CCP1 PIN CONFIGURATION
Output Enable
COMPARE MODE OPERATION BLOCK DIAGRAM
Q
R
S
Special Event Trigger
CCP1CON<3:0>
Mode Select
Output
Logic
DD
and V
Set Flag bit CCP1IF
SS
.
Preliminary
(PIR1<2>)
Match
15.3.2
Timer1 and/or Timer3 must be running in Timer mode,
or Synchronized Counter mode, if the CCP module is
using the compare feature. In Asynchronous Counter
mode, the compare operation may not work.
15.3.3
When Generate Software Interrupt is chosen, the
CCP1 pin is not affected. Only a CCP interrupt is
generated (if enabled).
15.3.4
In this mode, an internal hardware trigger is generated,
which may be used to initiate an action.
The special event trigger output of CCP1 resets either
the TMR1 or TMR3 register pair. Additionally, the
ECCP1 Special Event Trigger will start an A/D
conversion, if the A/D module is enabled.
T3ECCP1
Note:
T3CCP1
TMR1H
The Special Event Trigger from the ECCP1
module will not set the Timer1 or Timer3
interrupt flag bits.
TMR1L
TIMER1/TIMER3 MODE SELECTION
SOFTWARE INTERRUPT MODE
SPECIAL EVENT TRIGGER
CCPR1H
Comparator
0
 2002 Microchip Technology Inc.
CCPR1L
1
TMR3H
TMR3L

Related parts for PIC18F258