AT91SAM9RL64-CU Atmel, AT91SAM9RL64-CU Datasheet - Page 782

IC ARM9 MCU 217-LFBGA

AT91SAM9RL64-CU

Manufacturer Part Number
AT91SAM9RL64-CU
Description
IC ARM9 MCU 217-LFBGA
Manufacturer
Atmel
Series
AT91SAMr
Datasheets

Specifications of AT91SAM9RL64-CU

Core Processor
ARM9
Core Size
16/32-Bit
Speed
240MHz
Connectivity
EBI/EMI, I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
AC'97, LCD, POR, PWM, WDT
Number Of I /o
118
Program Memory Size
32KB (32K x 8)
Program Memory Type
ROM
Ram Size
72K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
217-LFBGA
Processor Series
AT91SAMx
Core
ARM926EJ-S
Data Bus Width
32 bit
Data Ram Size
64 KB
Interface Type
2-Wire, SPI, SSC, USART
Maximum Clock Frequency
240 MHz
Number Of Programmable I/os
118
Number Of Timers
4
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
JTRACE-ARM-2M, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
AT91SAM-ICE, AT91-ISP
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 6 Channel
Controller Family/series
AT91SAM9xxx
No. Of I/o's
118
Ram Memory Size
64KB
Cpu Speed
240MHz
No. Of Timers
1
Rohs Compliant
Yes
Package
217LFBGA
Device Core
ARM926EJ-S
Family Name
91S
Maximum Speed
240 MHz
Operating Supply Voltage
1.8|3.3 V
For Use With
AT91SAM9RL-EK - KIT EVAL FOR AT91SAM9RLAT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM9RL64-CU
Manufacturer:
ATMEL
Quantity:
16
Part Number:
AT91SAM9RL64-CU
Manufacturer:
ATMEL
Quantity:
255
Part Number:
AT91SAM9RL64-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM9RL64-CU
Manufacturer:
ATMEL
Quantity:
52
Part Number:
AT91SAM9RL64-CU
Manufacturer:
ATMEGL
Quantity:
20 000
:Endpoint Type
• BK_NUMBER: Number of Banks
Read and write:
Set this field according to the endpoint’s number of banks (see
Number of Banks
• NB_TRANS: Number Of Transaction per Microframe
Read and Write:
The Number of transactions per microframe is set by software.
Note:
• EPT_MAPD: Endpoint Mapped
Read-only:
0 = the user should reprogram the register with correct values.
1 = set by hardware when the endpoint size (EPT_SIZE) and the number of banks (BK_NUMBER) are correct regarding:
782
00
01
10
11
00
01
10
11
– the fifo max capacity (FIFO_MAX_SIZE in UDPHS_IPFEATURES register)
– the number of endpoints/banks already allocated
– the number of allowed banks for this endpoint
Meaningful for high bandwidth isochronous endpoint only.
AT91SAM9R64/RL64 Preliminary
Zero bank, the endpoint is not mapped in memory
One bank (bank 0)
Double bank (Ping-Pong: bank 0/bank 1)
Triple bank (bank 0/bank 1/bank 2)
Control endpoint
Isochronous endpoint
Bulk endpoint
Interrupt endpoint
Section 41.4.5 ”Endpoint
Configuration”).
6289C–ATARM–28-May-09

Related parts for AT91SAM9RL64-CU