MCF5272CVF66J Freescale Semiconductor, MCF5272CVF66J Datasheet - Page 150

no-image

MCF5272CVF66J

Manufacturer Part Number
MCF5272CVF66J
Description
IC MCU 166MHZ 196MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF527xr
Datasheets

Specifications of MCF5272CVF66J

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, WDT
Number Of I /o
32
Program Memory Size
16KB (4K x 32)
Program Memory Type
ROM
Ram Size
1K x 32
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
196-MAPBGA
Processor Series
MCF527x
Core
ColdFire V2
3rd Party Development Tools
JLINK-CF-BDM26, EWCF
Development Tools By Supplier
NNDK-MOD5272-KIT, NNDK-MOD5270-KIT
Leaded Process Compatible
No
Rohs Compliant
No
Peak Reflow Compatible (260 C)
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5272CVF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Debug Support
Operand Data:
Result Data:
5.5.3.3.11
Read the selected debug module register and return the 32-bit result. The only valid register selection for
the
BKPT]; as well as the trigger status bits (CSR[BSTAT]) if either a level-2 breakpoint has been triggered
or a level-1 breakpoint has been triggered and no level-2 breakpoint has been enabled.
Command/Result Formats:
Table 5-20
Command Sequence:
Operand Data:
Result Data:
5-32
RDMREG
Command
0x01–0x1F
DRc[4:0]
0x00
Result
shows the definition of DRc encoding.
command is CSR (DRc = 0x00). Note that this read of the CSR clears CSR[FOF, TRG, HALT,
Read Debug Module Register (
15
MCF5272 ColdFire
This instruction requires two longword operands. The first selects the register to
which the operand data is to be written; the second contains the data.
Successful write operations return 0xFFFF. Bus errors on the write cycle are
indicated by the setting of bit 16 in the status message and by a data pattern of
0x0001.
None
The contents of the selected debug register are returned as a longword value. The
data is returned most-significant word first.
Debug Register Definition
0x2
Figure 5-37.
Configuration/Status
Table 5-20. Definition of DRc Encoding—Read
Reserved
Figure 5-38.
RDMREG
12
???
®
11
RDMREG BDM
Integrated Microprocessor User’s Manual, Rev. 3
RDMREG
0xD
MS RESULT
"ILLEGAL"
RDMREG
Command/Result Formats
Command Sequence
XXX
XXX
D[31:16]
8
D[15:0]
Mnemonic
7
)
CSR
100
"NOT READY"
LS RESULT
NEXT CMD
NEXT CMD
5
Initial State
4
0x0
Freescale Semiconductor
DRc
p. 5-10
Page
0

Related parts for MCF5272CVF66J