HD64F3437TFI16V Renesas Electronics America, HD64F3437TFI16V Datasheet - Page 326

no-image

HD64F3437TFI16V

Manufacturer Part Number
HD64F3437TFI16V
Description
MCU FLASH 60K 100-TQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of HD64F3437TFI16V

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3437TFI16V
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
HD64F3437TFI16V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Bit 3—Arbitration Lost (AL): This flag indicates that arbitration was lost in master mode. The
I
nearly the same time, if the I
to 1 to indicate that the bus has been taken by another master. At the same time, it sets the IRIC bit
in ICSR to generate an interrupt request.
AL is cleared by reading AL after it has been set to 1, then writing 0 in AL. In addition, AL is
reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive
mode.
Bit 3: AL
0
1
Bit 2—Slave Address Recognition Flag (AAS): When the addressing format is selected (FS = 0)
in slave receive mode, this flag is set to 1 if the first byte following a start condition matches bits
SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.
AAS is cleared by reading AAS after it has been set to 1, then writing 0 in AAS. In addition, AAS
is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive
mode.
Bit 2: AAS
0
1
294
2
C bus interface monitors the bus. When two or more master devices attempt to seize the bus at
Description
Bus arbitration won
This bit is cleared to 0 at the following times:
Arbitration lost
This bit is set to 1 at the following times:
Description
Slave address or general call address not recognized
This bit is cleared to 0 at the following times:
Slave address or general call address recognized
This bit is set to 1 at the following times:
When ICDR data is written (transmit mode) or read (receive mode)
When AL is read while AL = 1, then 0 is written in AL
If the internal SDA signal and bus line disagree at the rise of SCL in master
transmit mode
If the internal SCL is high at the fall of SCL in master transmit mode
When ICDR data is written (transmit mode) or read (receive mode)
When AAS is read while AAS = 1, then 0 is written in AAS
When the slave address or general call address is detected in slave receive
mode
2
C bus interface detects data differing from the data it sent, it sets AL
(Initial value)
(Initial value)

Related parts for HD64F3437TFI16V