S9S12XS256J0CAL Freescale Semiconductor, S9S12XS256J0CAL Datasheet - Page 531

no-image

S9S12XS256J0CAL

Manufacturer Part Number
S9S12XS256J0CAL
Description
MCU 256K FLASH 112-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of S9S12XS256J0CAL

Core Processor
HCS12X
Core Size
16-Bit
Speed
40MHz
Connectivity
CAN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
91
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Eeprom Size
8K x 8
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 16x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
112-LQFP
Processor Series
S12XS
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
12 KB
Interface Type
CAN, SCI, SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
91
Number Of Timers
12
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
DEMO9S12XSFAME, EVB9S12XEP100
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 16 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12XS256J0CAL
Manufacturer:
FREESCALE
Quantity:
3 598
Part Number:
S9S12XS256J0CAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12XS256J0CAL
Manufacturer:
FREESCALE
Quantity:
3 598
Part Number:
S9S12XS256J0CAL
Manufacturer:
FREESCALE
Quantity:
20 000
(as evidenced by the Memory Controller returning CCIF to 1). Some commands return information to the
FCCOB register array.
The generic format for the FCCOB parameter fields in NVM command mode is shown in
The return values are available for reading after the CCIF flag in the FSTAT register has been returned to
1 by the Memory Controller. Writes to the unimplemented parameter fields (CCOBIX = 110 and CCOBIX
= 111) are ignored with reads from these fields returning 0x0000.
Table 18-24
contains the command code, followed by the parameters for this specific Flash command. For details on
the FCCOB settings required by each command, see the Flash command descriptions in
18.3.2.12 Flash Reserved0 Register (FRSV0)
This Flash register is reserved for factory testing.
All bits in the FRSV0 register read 0 and are not writable.
Freescale Semiconductor
Offset Module Base + 0x000C
Reset
W
R
shows the generic Flash command format. The high byte of the first word in the CCOB array
0
0
7
CCOBIX[2:0]
= Unimplemented or Reserved
000
001
010
011
100
101
Table 18-24. FCCOB - NVM Command Mode (Typical Usage)
0
0
6
Figure 18-18. Flash Reserved0 Register (FRSV0)
Byte
S12XS Family Reference Manual, Rev. 1.11
LO
LO
LO
LO
LO
LO
HI
HI
HI
HI
HI
HI
0
0
5
FCCOB Parameter Fields (NVM Command Mode)
FCMD[7:0] defining Flash command
0
0
4
0, Global address [22:16]
Global address [15:8]
Global address [7:0]
Data 0 [15:8]
Data 1 [15:8]
Data 2 [15:8]
Data 3 [15:8]
Data 0 [7:0]
Data 1 [7:0]
Data 2 [7:0]
Data 3 [7:0]
0
0
3
256 KByte Flash Module (S12XFTMR256K1V1)
0
0
2
0
0
1
Section
Table
18-24.
18.4.2.
0
0
0
531

Related parts for S9S12XS256J0CAL