EP3SL150F780I3N Altera, EP3SL150F780I3N Datasheet - Page 362
EP3SL150F780I3N
Manufacturer Part Number
EP3SL150F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheet
1.EP3SL110.pdf
(904 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3SL150F780I3N
Manufacturer:
PMI
Quantity:
4
Company:
Part Number:
EP3SL150F780I3N
Manufacturer:
AVX
Quantity:
2
Company:
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
546
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3SL150F780I3N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 362 of 904
- Download datasheet (13Mb)
Introduction
11–2
Stratix III Device Handbook, Volume 1
MSEL[2..0] pins have 5-kΩ internal pull-down resistors that are always
active. During power-on reset (POR) and during reconfiguration, the
MSEL pins have to be at LVTTL V
low and logic high.
1
Notes to
(1)
(2)
(3)
(4)
Fast passive parallel (FPP)
Passive serial (PS)
Fast AS (40 MHz)
Remote system upgrade fast AS
(40 MHz)
FPP with design security feature
and/or decompression enabled
(2)
JTAG-based configuration
Table 11–1. Stratix III Configuration Schemes
Configuration Scheme
Stratix III only supports Fast AS configuration. You would need to use either
EPCS16, EPCS64, or EPCS128 devices.
These modes are only supported when using a MAX
microprocessor with flash memory for configuration. In these modes, the host
system must output a DCLK that is ×4 the data rate.
Do not leave the MSEL pins floating. Connect them to V
These pins support the non-JTAG configuration scheme used in production.
If you only use JTAG configuration, you should connect the MSEL pins to
ground.
JTAG-based configuration takes precedence over other configuration
schemes, which means MSEL pin settings are ignored.
Table
To avoid any problems with detecting an incorrect
configuration scheme, hard-wire the MSEL[] pins to V
and GND, without any pull-up or pull-down resistors. Do not
drive the MSEL[] pins by a microprocessor or another device.
(1)
11–1:
(1)
(4)
IL
MSEL2
and V
(3)
0
0
0
0
0
IH
levels to be considered a logic
MSEL1
(3)
®
0
1
1
1
0
II device or a
CCPGM
Altera Corporation
or ground.
November 2007
MSEL0
(3)
0
0
1
1
1
CCPGM
Related parts for EP3SL150F780I3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: