EP3SL150F780I3N Altera, EP3SL150F780I3N Datasheet - Page 87

• Manufacturer Part Number: EP3SL150F780I3N
• Description: Stratix III
• Manufacturer: Altera

Altera Corporation
November 2007
16K×8
8K×16
4K×32
2K×64
16K×9
8K×18
4K×36
2K×72
Table 4–6. Stratix III M144K Block Mixed-Width Configurations (Simple Dual-Port Mode)
Read Port
16K
v
v
v
v
—
—
—
—
×
8
Table 4–6
simple dual-port mode.
In simple dual-port mode, M9K and M144K blocks support separate
write-enable and read-enable signals. You can save power by keeping the
read-enable signal low (inactive) when not reading. Read-during-write
operations to the same address can either output a don't care value or old
data. To choose the desired behavior, set the read-during-write behavior
to either don’t care or old data in the RAM MegaWizard in the Quartus II
software. See
behavior.
MLABs only support a write-enable signal. Read-during-write behavior
for the MLABs can be either don't care, new data, or old data. The
available choices depend on the configuration of the MLAB.
8K
v
v
v
v
—
—
—
—
×
16
shows the mixed width configurations for the M144K blocks in
“Read During Write” on page 4–21
4K
v
v
v
v
—
—
—
—
×
32
TriMatrix Embedded Memory Blocks in Stratix III Devices
2K
v
v
v
v
—
—
—
—
×
Write Port
64
16K
—
—
—
—
v
v
v
v
Stratix III Device Handbook, Volume 1
×
9
8K
—
—
—
—
v
v
v
v
×
18
for more details on this
4K
—
—
—
—
v
v
v
v
×
36
2K
—
—
—
—
v
v
v
v
×
4–13
72