EP3SL150F780I3N Altera, EP3SL150F780I3N Datasheet - Page 384

no-image

EP3SL150F780I3N

Manufacturer Part Number
EP3SL150F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SL150F780I3N
Manufacturer:
PMI
Quantity:
4
Part Number:
EP3SL150F780I3N
Manufacturer:
AVX
Quantity:
2
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
546
Part Number:
EP3SL150F780I3N
Manufacturer:
XILINX
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
220
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP3SL150F780I3N
Quantity:
280
Part Number:
EP3SL150F780I3N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Fast Active Serial Configuration (Serial Configuration Devices)
11–24
Stratix III Device Handbook, Volume 1
An optional INIT_DONE pin is available, which signals the end of
initialization and the start of user-mode with a low-to-high transition.
The Enable INIT_DONE Output option is available in the Quartus II
software from the General tab of the Device and Pin Options dialog box.
If you use the INIT_DONE pin, it will be high due to an external 10-kΩ
pull-up resistor when nCONFIG is low and during the beginning of
configuration. Once the option bit to enable INIT_DONE is programmed
into the device (during the first frame of configuration data), the
INIT_DONE pin goes low. When initialization is complete, the
INIT_DONE pin is released and pulled high. This low-to-high transition
signals that the device has entered user mode. When initialization is
complete, the device enters user mode. In user mode, the user I/O pins
no longer have weak pull-up resistors and function as assigned in your
design.
If an error occurs during configuration, Stratix III devices assert the
nSTATUS signal low, indicating a data frame error, and the CONF_DONE
signal stays low. If the Auto-restart configuration after error option
(available in the Quartus II software from the General tab of the Device
and Pin Options dialog box) is turned on, the Stratix III device resets the
configuration device by pulsing nCSO, releases nSTATUS after a reset
time-out period (maximum of 100 ms), and retries configuration. If this
option is turned off, the system must monitor nSTATUS for errors and
then pulse nCONFIG low for at least 2 ms to restart configuration.
When the Stratix III device is in user mode, you can initiate
reconfiguration by pulling the nCONFIG pin low. The nCONFIG pin
should be low for at least 2 ms. When nCONFIG is pulled low, the device
also pulls nSTATUS and CONF_DONE low and all I/O pins are tri-stated.
Once nCONFIG returns to a logic high level and nSTATUS is released by
the Stratix III device, reconfiguration begins.
You can configure multiple Stratix III devices using a single serial
configuration device. You can cascade multiple Stratix III devices using
the chip-enable (nCE) and chip-enable-out (nCEO) pins. The first device in
the chain must have its nCE pin connected to ground. You must connect
its nCEO pin to the nCE pin of the next device in the chain. When the first
device captures all of its configuration data from the bitstream, it drives
the nCEO pin low, enabling the next device in the chain. You must leave
the nCEO pin of the last device unconnected. The nCONFIG, nSTATUS,
CONF_DONE, DCLK, and DATA0 pins of each device in the chain are
connected (refer to
This first Stratix III device in the chain is the configuration master and
controls configuration of the entire chain. You must connect its MSEL pins
to select the AS configuration scheme. The remaining Stratix III devices
are configuration slaves. You must connect their MSEL pins to select the
Figure
11–9).
Altera Corporation
November 2007

Related parts for EP3SL150F780I3N