FW82801DBM S L6DN Intel, FW82801DBM S L6DN Datasheet - Page 170

• Manufacturer Part Number: FW82801DBM S L6DN
• Manufacturer: Intel

Specifications of FW82801DBM S L6DN

• Lead Free Status / RoHS Status: Not Compliant

Functional Description
170
Note: Notes for Previous two numbered lists.
If the system is in a G1 (S1-M–S4) state, the ICH4 will send a heartbeat message every
30–32 seconds. If an event occurs prior to the system being shutdown, the ICH4 will immediately
send an event message with the next incremented sequence number. After the event message, the
ICH4 will resume sending heartbeat messages.
10. If step 8 (reset attempt), is unsuccessful, the ICH4 continues sending heartbeats. The ICH4
11. This and the following rules/steps apply if the user intervention (power button press, reset,
12. After step 1 (second timeout), if the user does a Power Button Override, the system goes to an
13. After step 12 (power button override), if the user presses the power button again, the system
14. If step 13 (power button press) is successful in waking the system, the ICH4 will continue
15. If step 13 (power button press) is unsuccessful in waking the system, the ICH4 will continue
16. After step 1 (second timeout), if a reset is attempted (using a button that pulses PWROK low
17. If step 16 (reset attempt) is successful, then the BIOS will be run. The ICH4 will continue
18. If step 16 (reset attempt), is unsuccessful, then the ICH4 will continue sending heartbeats. The
5. After step 4 (power button override), if the user presses the power button again, the system
6. If step 5 (power button press) is successful in waking the system, the ICH4 continues sending
7. If step 5 (power button press) is unsuccessful in waking the system, the ICH4 continues
8. After step 3 (3
9. If step 8 (reset attempt) is successful, then the BIOS will be run. The ICH4 continues sending
1. Normally, the ICH4 does not send heartbeat messages while in the G0 state (except in the case
should wake to an S0 state and the processor should start executing the BIOS.
heartbeats until the BIOS clears the SECOND_TO_STS bit. (See note 2)
sending heartbeats. The ICH4 does not attempt to reboot the system again until some external
intervention occurs (reset, power failure, etc.). (See note 3)
the message on the SMBus slave interface), the ICH4 attempts to reset the system.
heartbeats until the BIOS clears the SECOND_TO_STS bit. (See note 2)
does not attempt to reboot the system again without external intervention. Note: A system that
has locked up and can not be restarted with power button press is probably broken (bad power
supply, short circuit on some bus, etc.).
SMBus message, etc.) occur prior to the third timeout of the watchdog timer.
S5 state. The ICH4 continues sending heartbeats at this point.
should wake to an S0 state and the processor should start executing the BIOS.
sending heartbeats until the BIOS clears the SECOND_TO_STS bit. (See note 2)
sending heartbeats. The ICH4 will not attempt to reboot the system again until some external
intervention occurs (reset, power failure, etc.). (See note 3)
or via the message on the SMBus slave interface), the ICH4 will attempt to reset the system.
sending heartbeats until the BIOS clears the SECOND_TO_STS bit. (See note 2)
ICH4 will not attempt to reboot the system again without external intervention. (See note 3)
of a lockup). However, if a hardware event (or heartbeat) occurs just as the system is
transitioning into a G0 state, the hardware will continue to send the message even though the
system will be in a G0 state (and the status bits may indicate this).
When used with an external Alert on LAN enabled LAN controller, the ICH4 sends these
messages via the SMLINK signals. When sending messages via these signals, the ICH4 abides
by the SMBus rules associated with collision detection. It delays starting a message until the
bus is idle, and will detect collisions. If a collision is detected, the ICH4 waits until the bus is
idle and tries again.
rd
timeout), if a reset is attempted (using a button that pulses PWROK low or via
Intel
®
82801DBM ICH4-M Datasheet