MC9S12XDP512MAG Freescale, MC9S12XDP512MAG Datasheet - Page 1005

MC9S12XDP512MAG

Manufacturer Part Number
MC9S12XDP512MAG
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDP512MAG

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
119
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
2(24-chx10-bit)
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
144
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC9S12XDP512MAG
Manufacturer:
Exar
Quantity:
20
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
3 450
Part Number:
MC9S12XDP512MAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
3 450
WOMS[7:0]
Routed
Routed
Routed
PTM[7:6]
PTM[5:4]
CAN0
CAN4
Reset
This register configures the output pins as wired-OR. If enabled the output is driven active low only
(open-drain). A logic level of “1” is not driven. It applies also to the SPI and SCI outputs and allows
a multipoint connection of several serial modules. These bits have no influence on pins used as
inputs.
Field
24.0.5.26 Port M Data Register (PTM)
Read: Anytime.
Write: Anytime.
Port M pins 7–0 are associated with the CAN0, as well as the routed CAN0, CAN4, and SPI0
modules. When not used with any of the peripherals, these pins can be used as general purpose I/O.
If the data direction bits of the associated I/O pins are set to logic level “1”, a read returns the value
of the port register, otherwise the buffered pin input state is read.
Field
CAN
SPI0
7–0
7–6
5–4
W
R
TXCAN4
PTM7
Wired-OR Mode Port S
0 Output buffers operate as push-pull outputs.
1 Output buffers operate as open-drain outputs.
The CAN4 function (TXCAN4 and RXCAN4) takes precedence over the general purpose I/O function if the CAN4
module is enabled. Refer to MSCAN section for details.
The routed CAN0 function (TXCAN0 and RXCAN0) takes precedence over the routed CAN4, the routed SPI0
and the general purpose I/O function if the routed CAN0 module is enabled.
The routed CAN4 function (TXCAN4 and RXCAN4) takes precedence over the routed SPI0 and general purpose
I/O function if the routed CAN4 module is enabled. Refer to MSCAN section for details.
The routed SPI0 function (SCK0 and MOSI0) takes precedence of the general purpose I/O function if the routed
SPI0 is enabled. Refer to SPI section for details.
7
0
RXCAN4
PTM6
0
6
Figure 24-28. Port M Data Register (PTM)
Table 24-27. WOMS Field Descriptions
Table 24-28. PTM Field Descriptions
TXCAN0
TXCAN4
PTM5
SCK0
5
0
RXCAN0
RXCAN4
MOSI0
PTM4
0
4
Description
Description
TXCAN0
PTM3
SS0
3
0
RXCAN0
MISO0
PTM2
0
2
TXCAN0
PTM1
1
0
RXCAN0
PTM0
0
0

Related parts for MC9S12XDP512MAG