MC9S12XDP512MAG Freescale, MC9S12XDP512MAG Datasheet - Page 576

MC9S12XDP512MAG

Manufacturer Part Number
MC9S12XDP512MAG
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDP512MAG

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
119
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
2(24-chx10-bit)
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
144
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC9S12XDP512MAG
Manufacturer:
Exar
Quantity:
20
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
3 450
Part Number:
MC9S12XDP512MAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
3 450
Chapter 15 Background Debug Module (S12XBDMV2)
15.3.2.2
Register Global Address 0x7FFF06
Read: All modes through BDM operation when not secured
Write: All modes through BDM operation when not secured
When entering background debug mode, the BDM CCR LOW holding register is used to save the low byte
of the condition code register of the user’s program. It is also used for temporary storage in the standard
BDM firmware mode. The BDM CCR LOW holding register can be written to modify the CCR value.
576
Special Single-Chip Mode
PLLSEL
0
0
1
1
All Other Modes
CLKSW
BDM CCR LOW Holding Register (BDMCCRL)
0
1
0
1
When BDM is made active, the CPU stores the content of its CCR
in the BDMCCRL register. However, out of special single-chip reset, the
BDMCCRL is set to 0xD8 and not 0xD0 which is the reset value of the
CCR
BDMCCRL register is read zero.
Reset
Bus clock dependent on oscillator
Bus clock dependent on oscillator
Alternate clock (refer to the device specification to determine the alternate clock source)
Bus clock dependent on the PLL
L
W
R
register in this CPU mode. Out of reset in all other modes the
Figure 15-4. BDM CCR LOW Holding Register (BDMCCRL)
CCR7
1
0
7
MC9S12XDP512 Data Sheet, Rev. 2.21
CCR6
Table 15-3. BDM Clock Sources
1
0
6
CCR5
0
0
5
NOTE
CCR4
BDMCLK
0
0
4
CCR3
1
0
3
CCR2
0
0
2
L
register
Freescale Semiconductor
CCR1
1
0
0
CCR0
0
0
0

Related parts for MC9S12XDP512MAG