PCI9030-AA60BI PLX Technology, PCI9030-AA60BI Datasheet - Page 129

no-image

PCI9030-AA60BI

Manufacturer Part Number
PCI9030-AA60BI
Description
Peripheral Drivers & Components (PCIs) 32-bit 33MHz PCI v.2.2-compliant
Manufacturer
PLX Technology
Datasheets

Specifications of PCI9030-AA60BI

Package / Case
FPBGA-180
Maximum Operating Temperature
+ 125 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V
Lead Free Status / Rohs Status
No RoHS Version Available

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCI9030-AA60BI
Quantity:
1 400
Part Number:
PCI9030-AA60BI
Manufacturer:
PLX
Quantity:
250
Part Number:
PCI9030-AA60BI
Manufacturer:
XILINX
0
Part Number:
PCI9030-AA60BI F
Manufacturer:
FUJI
Quantity:
4 300
Part Number:
PCI9030-AA60BIF
Manufacturer:
PLX
Quantity:
1 400
Part Number:
PCI9030-AA60BIF
Manufacturer:
PLX
Quantity:
246
Part Number:
PCI9030-AA60BIF
Manufacturer:
PLX
Quantity:
20 000
PCI Configuration Registers
Register 10-34. (PVPDCNTL; PCI:4Ch) PCI Vital Product Data Control
Register 10-35. (PVPD_NEXT; PCI:4Dh) PCI Vital Product Data Next Capability Pointer
Register 10-36. (PVPDAD; PCI:4Eh) PCI Vital Product Data Address
Register 10-37. (PVPDATA; PCI:50h) PCI VPD Data
PCI 9030 Data Book Version 1.4
© 2002 PLX Technology, Inc. All rights reserved.
14:0
31:0
Bit
Bit
Bit
Bit
7:0
7:0
15
VPD ID. Capability ID = 03h for VPD.
Next_Cap Pointer. Provides an offset into PCI Configuration space for location
of the next item in the New Capabilities Linked List. Bits [1:0] are reserved by
PCI r2.2, and should be set to 00 (the byte value points to an Lword boundary).
Because VPD is the last capability in the list, set to 0h.
VPD Address. Lword-aligned Byte address of the VPD address to be
accessed. All accesses are 32-bit wide; bits [1:0] must be 00, with the
maximum serial EEPROM size being 4K bits (supports 2K or 4K bit serial
EEPROM). Bits [14:9] are ignored.
F. Flag used to indicate when the data transfer between PVPDATA and the
storage component completes. Writing 0 along with the VPD address causes
a read of VPD information into PVPDATA. The hardware sets this bit to 1 when
the VPD Data transfer completes. Writing 1 along with the VPD address causes
a write of VPD information from PVPDATA into a storage component. The
hardware sets this bit to 0 after the Write operation completes. (Refer to
PCI 9030 Errata #1.)
VPD Data Register.
Description
Description
Description
Description
Read
Read
Read
Read
PCI
PCI
PCI
PCI
PCI
EEPROM
Write
Write
Write
Write
Serial
Yes
Yes
Yes
No
Value after
Value after
Value after
Value after
Section 10
Reset
Reset
Reset
Reset
Registers
03h
0h
0h
0h
0
10-15

Related parts for PCI9030-AA60BI