SCH3112I-NE SMSC [SMSC Corporation], SCH3112I-NE Datasheet - Page 297

no-image

SCH3112I-NE

Manufacturer Part Number
SCH3112I-NE
Description
LPC IO with 8042 KBC, Reset Generation, HWM and Multiple Serial Ports
Manufacturer
SMSC [SMSC Corporation]
Datasheet
LPC IO with 8042 KBC, Reset Generation, HWM and Multiple Serial Ports
Datasheet
SMSC SCH311X
LOGICAL
NUMBER
DEVICE
0x0A
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
Serial Port 1
Serial Port 2
LOGICAL
Reserved
Reserved
Reserved
Reserved
Reserved
DEVICE
Runtime
Register
Parallel
KYBD
Block
FDC
Port
REGISTER
0x60,0x61
0x60,0x61
0x60,0x61
0x60,0x61
0x60,0x61
Table 25.7 Base I/O Range for Logical Devices
INDEX
n/a
n/a
n/a
n/a
n/a
n/a
ON 8 BYTE BOUNDARIES
ON 4 BYTE BOUNDARIES
ON 8 BYTE BOUNDARIES
EPP is only available when
ON 8 BYTE BOUNDARIES
ON 8 BYTE BOUNDARIES
Fixed Base Address: 60,64
the base address is on an
DATASHEET
on 128-byte boundaries
(all modes supported,
(EPP Not supported)
[0x0100:0x0FFC]
8-byte boundary)
[0x0100:0x0FF8]
[0x0100:0x0FF8]
[0x0100:0x0FF8]
[0x0100:0x0FF8]
[0x0000:0x0F7F]
Not Relocatable
(NOTE E.10)
281
BASE I/O
RANGE
n/a
n/a
n/a
n/a
n/a
or
+0 : SRA
+1 : SRB
+2 : DOR
+3 : TDR
+4 : MSR/DSR
+5 : FIFO
+7 : DIR/CCR
n/a
n/a
+0 : Data/ecpAfifo
+1 : Status
+2 : Control
+400h : cfifo/ecpDfifo/tfifo/cnfgA
+401h : cnfgB
+402h : ecr
+3 : EPP Address
+4 : EPP Data 0
+5 : EPP Data 1
+6 : EPP Data 2
+7 : EPP Data 3
+0 : RB/TB/LSB div
+1 : IER/MSB div
+2 : IIR/FCR
+3 : LCR
+4 : MSR
+5 : LSR
+6 : MSR
+7 : SCR
+0 : RB/TB/LSB div
+1 : IER/MSB div
+2 : IIR/FCR
+3 : LCR
+4 : MSR
+5 : LSR
+6 : MSR
+7 : SCR
n/a
+0 : Data Register
+4 : Command/Status Reg.
n/a
n/a
+00 : PME Status
.
.
.
+5F : Keyboard Scan Code
(See
POR Summary,” on page
Table 26.2, “Runtime Register
BASE OFFSETS
FIXED
Rev 0.2 (09-28-04)
297)

Related parts for SCH3112I-NE