M30262F8GP#U7 Renesas Electronics America, M30262F8GP#U7 Datasheet - Page 150

IC M16C/TINY MCU FLASH 48LQFP

M30262F8GP#U7

Manufacturer Part Number
M30262F8GP#U7
Description
IC M16C/TINY MCU FLASH 48LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/Tiny/26r
Datasheets

Specifications of M30262F8GP#U7

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
38
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30262F8GP#U7M30262F8GP
Manufacturer:
NA
Quantity:
20 000
Company:
Part Number:
M30262F8GP#U7M30262F8GP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30262F8GP#U7M30262F8GP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30262F8GP#U7M30262F8GP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30262F8GP#U7M30262F8GP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
UART2 Special Mode Register
142
Figure 1.15.28. Functional block diagram for I
TxD2/SDA2
CLK2
RxD2/SCL2
Figure 1.15.28 shows the functional block diagram for I
Preliminary Specifications Rev. 0.9
Specifications in this manual are tentative and subject to change.
Filter
Noize
Filter
Noize
Noize
Filter
Selector
Timer
Selector
Selector
UARTi
Falling edge
detection
Timer
I/O
IICM=1
IICM=0
IICM=1
IICM=0
UART2
UARTi
D
(Port P7
T
I/O
Q
Start condition
detection
Stop condition
detection
Timer
I/O
Q
IICM=1
IICM=0
1
R
output data latch)
L-synchronous
output enabling
bit
External clock
Internal clock
Data bus
Renesas Technology Corp.
Port reading
*
With IICM set to 1, the port terminal is to be readable
even if 1 is assigned to P7
SDHI
SWC2
IICM=1
IICM=0
S
R
Analog
Q
delay
Arbitration
CLK
control
Reception register
ALS
Bus busy
UART2
2
Falling edge of 9 bit
C mode
UARTi
Bus collision
detection
9th pulse
Transmission
register
SWC
D
D
UART2
T
T
Q
Q
1
of the direction register.
ACK
2
C mode.
IICM=1
IICM=0
NACK
IICM=1
and IICM2=0
IICM=0
or IICM2=1
IICM=1
and IICM2=0
IICM=0
or IICM2=1
Bus collision/start, stop condition
detection interrupt request
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
UART2 reception/ACK interrupt
request, DMA1 request
UART2 transmission/NACK
interrupt request
M16C/26 Group
To DMA0, DMA1
To DMA0, DMA1

Related parts for M30262F8GP#U7