M30262F8GP#U7 Renesas Electronics America, M30262F8GP#U7 Datasheet - Page 54

• Manufacturer Part Number: M30262F8GP#U7
• Description: IC M16C/TINY MCU FLASH 48LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/Tiny/26r

Specifications of M30262F8GP#U7

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 38
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Interrupts
46
Hardware Interrupts
Hardware interrupts are classified into two types — special interrupts and peripheral I/O interrupts.
(1) Special interrupts
(2) Peripheral I/O interrupts
• Reset
• NMI interrupt
• DBC interrupt
• Watchdog timer interrupt
• Single-step interrupt
• Address match interrupt
A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral func-
tions are dependent on classes of products, so the interrupt factors too are dependent on classes of
products. The interrupt vector table is the same as the one for software interrupt numbers 0 through
31 the INT instruction uses. Peripheral I/O interrupts are maskable interrupts.
• Bus collision detection interrupt
• DMA0 interrupt, DMA1 interrupt
• Key-input interrupt
• A-D conversion interrupt
• UART0, UART1, and UART2/NACK2 transmission interrupt
• UART0, UART1, and UART2/ACK2 reception interrupt
• Timer A0 interrupt through timer A4 interrupt
• Timer B0 interrupt through timer B2 interrupt
• INT0, INT1, INT3 through INT5 interrupt
Special interrupts are non-maskable interrupts.
Reset occurs if an “L” is input to the RESET pin.
If enabled, an NMI interrupt occurs if an “L” is input to the NMI pin.
This interrupt is exclusively for the debugger, do not use it in other circumstances.
Generated by the watchdog timer. Write to the watchdog timer start register after the watchdog timer
interrupt occurs (initialize watchdog timer).
This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug
flag (D flag) set to “1”, a single-step interrupt occurs after one instruction is executed.
An address match interrupt occurs immediately before the instruction held in the address indicated by
the address match interrupt register is executed with the address match interrupt enable bit set to “1”.
If an address other than the first address of the instruction in the address match interrupt register is set,
no address match interrupt occurs.
This is an interrupt that UART2 generates.
These are interrupts that DMA generates.
A key-input interrupt occurs if an “L” is input to the KI pin.
This is an interrupt that the A-D converter generates.
These are interrupts that the serial I/O transmission generates.
These are interrupts that the serial I/O reception generates.
These are interrupts that timer A generates
These are interrupts that timer B generates.
An INT interrupt occurs if either a rising edge or a falling edge or a both edge is input to the INT pin.
Preliminary Specifications Rev. 0.9
Specifications in this manual are tentative and subject to change.
Renesas Technology Corp.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M16C/26 Group