PIC18F87J72-I/PT Microchip Technology, PIC18F87J72-I/PT Datasheet - Page 290

IC PIC MCU 8BIT 14KB FLSH 80TQFP

PIC18F87J72-I/PT

Manufacturer Part Number
PIC18F87J72-I/PT
Description
IC PIC MCU 8BIT 14KB FLSH 80TQFP
Manufacturer
Microchip Technology
Series
PIC® 18Fr
Datasheet

Specifications of PIC18F87J72-I/PT

Program Memory Type
FLASH
Program Memory Size
128KB (64K x 16)
Package / Case
80-TQFP
Core Processor
PIC
Core Size
8-Bit
Speed
48MHz
Connectivity
I²C, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LCD, LVD, POR, PWM, WDT
Number Of I /o
51
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 3.6 V
Data Converters
A/D 12x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Data Bus Width
8 bit
Data Ram Size
4 KB
Interface Type
SPI, USART, SPI, I2C
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
51
Number Of Timers
4
Operating Supply Voltage
2 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
14
Controller Family/series
PIC18F
No. Of I/o's
51
Ram Memory Size
3923Byte
Cpu Speed
48MHz
No. Of Timers
4
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F87J72-I/PT
Manufacturer:
Microchip
Quantity:
210
Part Number:
PIC18F87J72-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC18F87J72 FAMILY
EXAMPLE 22-2:
EXAMPLE 22-3:
DS39979A-page 290
///////////////////////////////////////////////////////////////////////////////////
// STEP 1: Initialize the MSSP in SPI Master mode to access the AFE
// Connections: SCK--SCKA, SDI--SDOA, SDO--SDIA
////////////////////////////////////////////////////////////////////////////////////
//
//
///////////////////////////////////////////////////////////////////////////////
// STEP 2: Issue Reset to AFE. ARESET pin is connected to RD0 in this example
/////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////
// STEP 3:
// Disable all chip selects for all devices connected to SPI, including chip select
// for the AFE. CSA is connected to RD7 in this example
////////////////////////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////
// STEP 5: Set up Clock to AFE.
// Connections: In this example CLKIA is connected to CCP1.
///////////////////////////////////////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////
// STEP 6: Interrupt Configuration
// DR output of AFE can be used as interrupt. It can be connected to any external interrupt,
// like INT0. It can be declared as low or high priority interrupt.
// This example configures INT0 (connected to DR)as a high-priority interrupt.
///////////////////////////////////////////////////////////////////////////////////////////////
SSPCON1bits.CKP = 1;
SSPCON1bits.CKE = 0;
SSPCON1bits.CKP = 0;
SSPCON1bits.CKE = 1;
SSPCON1bits.SSPEN = 1;
TRISCbits.TRISC3 = 0;
TRISCbits.TRISC4 = 1;
TRISCbits.TRISC5 = 0;
LATDbits.LATD0 = 0;
TRISDbits.TRISD0=0;
LATDbits.LATD0 = 1;
TRISDbits.TRISD7=0;
LATDbits.LATD7=1;
CCP1CON |= 0b00001100;
CCPR1L=0x01;
TRISCbits.TRISC2 = 0;
T2CONbits.TMR2ON = 0;
PR2 = 0x01;
T2CONbits.TMR2ON = 1;
RCONbits.IPEN=1;
INTCON2bits.RBPU=0;
INTCON2bits.INTEDG0=0;
INTCONbits.GIEH = 1;
INTCONbits.INT0IE = 1;
INITIALIZING THE MSSP MODULE
AFE CLOCK SOURCE AND INTERRUPT CONFIGURATION
// define SDI pin as input
// define SDO pin as output
// ccpxm3:ccpxm0 11xx=pwm mode
// SPI mode 1,1: idle state for SCK is high,
// data transmitted on transition from idle to active state
// If SPI mode 0,0 is used instead, SCK idle state is low,
// data trasmitted on transition from active to idle state
// Enable SPI
// define SCK pin as output
// Put the Delta Sigma ADC module in reset
// Release the Delta Sigma ADC module from reset
// 50% Duty Cycle Clock
// Make RC2 Output; RC2 is connected to CLKIA of AFE
// STOP TIMER2 registers to POR state
// Set period
// Turn on PWM1
//Priority Interrupt
//Enable INT0 pull-up; required
//Falling edge select; DR is active low pulse
//Enable high pririty interrupts
//Enable INT0 interrupt
Preliminary
 2010 Microchip Technology Inc.

Related parts for PIC18F87J72-I/PT