MCF5282CVM66 Freescale, MCF5282CVM66 Datasheet - Page 375

MCF5282CVM66

Manufacturer Part Number
MCF5282CVM66
Description
Manufacturer
Freescale
Datasheet

Specifications of MCF5282CVM66

Cpu Family
MCF528x
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Interface Type
CAN/I2C/QSPI/UART
Total Internal Ram Size
64KB
# I/os (max)
150
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
3.3V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
MA-BGA
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5282CVM66
Manufacturer:
FREESCAL
Quantity:
152
Part Number:
MCF5282CVM66
Manufacturer:
FREESCALE
Quantity:
1 002
Part Number:
MCF5282CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5282CVM66
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MCF5282CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
20.5.4
20.5.5
Freescale Semiconductor
Bit(s)
Bit(s)
7–4
3–0
7–4
3–0
Address
GPT Output Compare 3 Data Register (GPTOC3D)
GPT Counter Register (GPTCNT)
Reset
Field
R/W
Address
A successful channel 3 output compare overrides any channel 2:0 compares.
For each OC3M bit that is set, the output compare action reflects the
corresponding OC3D bit.
Reset
Field
R/W
15
OC3M
OC3D
Name
Name
Figure 20-5. GPT Output Compare 3 Data Register (GPTOC3D)
7
Reserved, should be cleared.
Output compare 3 mask. Setting an OC3M bit configures the corresponding PORTTn
pin to be an output. OC3Mn makes the GPT port pin an output regardless of the data
direction bit when the pin is configured for output compare (IOSx = 1). The OC3Mn
bits do not change the state of the PORTTnDDR bits. These bits are read anytime,
write anytime.
1 Corresponding PORTTn pin configured as output
0 No effect
Reserved, should be cleared.
Output compare 3 data. When a successful channel 3 output compare occurs, these
bits transfer to the PORTTn data register if the corresponding OC3Mn bits are set.
These bits are read anytime, write anytime.
Figure 20-6. GPT Counter Register (GPTCNT)
Table 20-6. GPTOC3M Field Descriptions
Table 20-7. GPTOC3D Field Descriptions
IPSBAR + 0x1A_0004, 0x1B_0004
IPSBAR + 0x1A_0003, 0x1B_0003
0000_0000_0000_0000
NOTE
0000_0000
Read only
4
CNTR
R/W
Description
3
Description
General Purpose Timer Modules (GPTA and GPTB)
OC3D
0
0
20-7

Related parts for MCF5282CVM66