Z85C3010PSG Zilog, Z85C3010PSG Datasheet - Page 305

IC 10MHZ Z8500 CMOS SCC 40-DIP

Z85C3010PSG

Manufacturer Part Number
Z85C3010PSG
Description
IC 10MHZ Z8500 CMOS SCC 40-DIP
Manufacturer
Zilog
Series
SCCr
Datasheets

Specifications of Z85C3010PSG

Processor Type
Z80
Features
Error Detection and Multiprotocol Support
Speed
10MHz
Voltage
5V
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Cpu Speed
8MHz
Digital Ic Case Style
DIP
No. Of Pins
40
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Base Number
85
Rohs Compliant
Yes
Clock Frequency
10MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3934
Z85C3010PSG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z85C3010PSG
Manufacturer:
Zilog
Quantity:
135
Part Number:
Z85C3010PSG
Manufacturer:
Zilog
Quantity:
326
Part Number:
Z85C3010PSG
Quantity:
1 994
Application Note
Interfacing the ISCC™ to the 68000 and 8086
To start, the BCR write (first write to the ISCC after
RESET) is done with A7 = 1 (A1/A/B ISCC input at logic
high). This selects the wait option of the WAIT/RDY signal
to conform to the 8086 bus style. The AS signal
programming of the multiplexed bus was covered earlier.
The BCR is written with 86H to enable byte swapping,
select the sense of the byte swapping with respect to A0
(appropriate to this bus style), and select the Double Pulse
type of interrupt acknowledge.
When the ISCC™ begins DMA transfers, it communicates
requests for the bus through BUSREQ and BUSACK. The
8086 receives and grants bus requests through HOLD and
HLDA in the minimum mode and through RQ/GT in the
maximum
requirements, there could be more than one potential bus
6-10
mode.
Depending
upon
the
system
master. Therefore, there is a requirement for a bus
arbitration circuit.
The
straightforward.
requires a translation of the ISCC BUSREQ and BUSACK
signals into/from the 8086 RQ/GT timed pulse style of
handshake. Refer to the information on the 8086 for
detailed application information.
The ISCC™ WAIT/RDY output is compatible with the 8086
clock generator RDY input except that one edge of the
signal must be synchronous with the 8086 clock. The
synchronization occurs through external circuitry. Refer to
the information on the 8086 for detailed application
information.
minimum
The
mode
maximum
connection
mode
UM010901-0601
is
configuration
relatively

Related parts for Z85C3010PSG