ST7LITE49K2 STMicroelectronics, ST7LITE49K2 Datasheet - Page 157

no-image

ST7LITE49K2

Manufacturer Part Number
ST7LITE49K2
Description
8-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST7LITE49K2

8 Kbytes Single Voltage Extended Flash (xflash) Program Memory With Read-out Protection In-circuit Programming And In-application Programming (icp And Iap) Endurance
10K write/erase cycles guaranteed Data retention
256 Bytes Data Eeprom With Read-out Protection. 300k Write/erase Cycles Guaranteed, Data Retention
20 years at 55 °C.
Clock Sources
Internal trimmable 8 MHz RC oscillator, auto-wakeup internal low power - low frequency oscillator, crystal/ceramic resonator or external clock
Five Power Saving Modes
Halt, Active-halt, Auto-wakeup from Halt, Wait and Slow

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST7LITE49K2
Manufacturer:
ST
0
ST7LITE49K2
Figure 73. Serial peripheral interface block diagram
11.6.4
MOSI
MISO
SCK
SS
Functional description
A basic example of interconnections between a single master and a single slave is
illustrated in
The MOSI pins are connected together and the MISO pins are connected together. In this
way data is transferred serially between master and slave (most significant bit first).
The communication is always initiated by the master. When the master device transmits
data to a slave device via MOSI pin, the slave device responds by sending data to the
master device via the MISO pin. This implies full duplex communication with both data out
and data in synchronized with the same clock signal (which is provided by the master device
via the SCK pin).
To use a single data line, the MISO and MOSI pins must be connected at each node (in this
case only simplex communication is possible).
Four possible data/clock timing relationships may be chosen (see
but master and slave must be programmed with the same timing mode.
SOD
bit
SPIDR
Figure
8-Bit Shift Register
Read Buffer
SERIAL CLOCK
74.
GENERATOR
CONTROL
MASTER
Data/Address Bus
Read
Write
7
SPIE
SPIF WCOL
7
SPE
CONTROL
SPR2
OVR
STATE
SPI
MODF
MSTR
Interrupt
request
Figure 77 on page
CPOL
0
On-chip peripherals
CPHA
SOD
SS
SPICR
SPICSR
SSM
SPR1
0
1
SPR0
157/245
SSI
0
162)
0

Related parts for ST7LITE49K2