ST7LITE49K2 STMicroelectronics, ST7LITE49K2 Datasheet - Page 165

no-image

ST7LITE49K2

Manufacturer Part Number
ST7LITE49K2
Description
8-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST7LITE49K2

8 Kbytes Single Voltage Extended Flash (xflash) Program Memory With Read-out Protection In-circuit Programming And In-application Programming (icp And Iap) Endurance
10K write/erase cycles guaranteed Data retention
256 Bytes Data Eeprom With Read-out Protection. 300k Write/erase Cycles Guaranteed, Data Retention
20 years at 55 °C.
Clock Sources
Internal trimmable 8 MHz RC oscillator, auto-wakeup internal low power - low frequency oscillator, crystal/ceramic resonator or external clock
Five Power Saving Modes
Halt, Active-halt, Auto-wakeup from Halt, Wait and Slow

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST7LITE49K2
Manufacturer:
ST
0
ST7LITE49K2
11.6.7
11.6.8
Table 51.
Note:
SPI End of Transfer Event
Master Mode Fault Event
Overrun Error
Interrupt event
Figure 79. Single master / multiple slave configuration
Low power modes
Table 50.
Interrupts
Interrupt events
The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter).
They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt
mask in the CC register is reset (RIM instruction).
Wait
Halt
Mode
5V
Low power mode descriptions
MOSI
SCK
SS
SCK
MOSI
Master
Device
Device
Slave
No effect on SPI.
SPI interrupt events cause the device to exit from WAIT mode.
SPI registers are frozen.
In Halt mode, the SPI is inactive. SPI operation resumes when the device is
woken up by an interrupt with “exit from Halt mode” capability. The data received
is subsequently read from the SPIDR register when the software is running
(interrupt vector fetching). If several data are received before the wakeup event,
then an overrun error is generated. This error can be detected after the fetch of
the interrupt routine that woke up the Device.
MISO
MISO
SS
MODF
Event
SPIF
OVR
flag
MOSI
SCK
Device
Slave
MISO
Enable control
SS
SPIE
bit
Description
SCK
MOSI
Device
Slave
MISO
Exit from Wait
SS
Yes
On-chip peripherals
MOSI
SCK
Device
Slave
Exit from Halt
MISO
SS
No
No
165/245

Related parts for ST7LITE49K2