TMPM370FYFG Toshiba, TMPM370FYFG Datasheet - Page 192

• Manufacturer Part Number: TMPM370FYFG
• Manufacturer: Toshiba

Specifications of TMPM370FYFG

• Product Summaries: Summary
• Lead Free: Yes
• Rohs Compatible Product(s): Available
• Rom (kbytes): 256K
• Rom Type: Flash
• Ram (kbytes): 10K
• Number Of Pins: 100
• Package: LQFP(14x14)
• Vcc: 5V
• Cpu Mhz: 80
• Ssp (ch) Spi: -
• I2c/sio (ch): -
• Uart/sio (ch): 4
• Usb: -
• Can: -
• Ethernet: -
• External Bus Interface: N
• Cs/wait Controller (ch): -
• Dma Controller: -
• 10-bit Da Converter: -
• 10-bit Ad Converter: -
• 12-bit Ad Converter: 27
• 16-bit Timer / Counter: 8
• Motor / Igbt Control: Vector Engine
• Real Time Clock: -
• Watchdog Timer: Y
• Osc Freq Detect: Y
• Clock Gear: Y
• Low-power Hold Function: -
• Remote Control Interface: -
• Hardware Cec Controller: -
• Comparators: 4
• Low-voltage Detector: Y
• Etm Hardware Trace: 2-bit

10.3.14 Parity Control Circuit
10.3.15 Error Flag
If the parity addition bit <PE> of the serial control register SC0CR is set to “1,” data is sent
with the parity bit. Note that the parity bit may be used only in the 7- or 8-bit UART mode.
The <EVEN> bit of SC0CR selects either even or odd parity.
Upon data transmission, the parity control circuit automatically generates the parity with the
data written to the transmit buffer (SC0BUF). After data transmission is complete, the parity
bit will be stored in SC0BUF bit 7 <TB7> in the 7-bit UART mode and in bit 7 <TB8> in the
serial mode control register SC0MOD in the 8-bit UART mode. The <PE> and <EVEN>
settings must be completed before data is written to the transmit buffer.
Upon data reception, the parity bit for the received data is automatically generated while the
data is shifted to receive buffer 1 and moved to receive buffer 2 (SC0BUF). In the 7-bit
UART mode, the parity generated is compared with the parity stored in SC0BUF <RB7>,
while in the 8-bit UART mode, it is compared with the bit 7 <RB8> of the SC0CR register. If
there is any difference, a parity error occurs and the <PERR> flag of the SC0CR register is
set. When the FIFO is used, the <PERR> indicates that one or more data have the parity
error among the receiving data.
In the I/O interface mode, the SC0CR <PERR> flag functions as an under-run error flag, not
as a parity flag.
Three error flags are provided to inprove the reliability of received data.
Note)
1.
2.
Overrun error <OERR>: Bit 4 of the serial control register SC0CR
In both UART and I/O interface modes, this bit is set to “1” when an error is generated
by completing the reception of the next frame receive data before the receive buffer
has been read. If the receive FIFO is enabled, the received data is automatically
moved to the receive FIFO and no overrun error will be generated until the receive
FIFO is full (or until the usable bytes are fully occupied). This flag is set to “0” when it is
read. In the I/O interface SCLK output mode, no overrun error is generated and
therefore, this flag is inoperative and the operation is undefined.
Parity error/under-run error <PERR>: Bit 3 of the SC0CR register
In the UART mode, this bit is set to “1” when a parity error is generated. A parity error is
generated when the parity generated from the received data is different from the parity
received. This flag is set to “0” when it is read.
In the I/O interface mode, this bit indicates an under-run error. When the double buffer
control bit <WBUF> of the serial mode control register SC0MOD2 is set to “1” in the
SCLK input mode, if no data is set to the transmit double buffer before the next data
transfer clock after completing the transmission from the transmit shift register, this
error flag is set to “1” indicating an under-run error. If the transmit FIFO is enabled, any
data content in the transmit FIFO will be moved to the buffer. When the transmit FIFO
and the double buffer are both empty, an under-run error will be generated. Because
no under-run errors can be generated in the SCLK output mode, this flag is inoperative
Changing the mode from I/O interface SCLK output mode to the other
mode, read SC0CR to clear SC0CR<OERR> flag.
TMPM370 10-21
Serial Channel
TMPM370