AN2468 Freescale Semiconductor / Motorola, AN2468 Datasheet - Page 21

• Manufacturer Part Number: AN2468
• Description: Understanding the MPC74
• Manufacturer: Freescale Semiconductor / Motorola

MOTOROLA
Denotes Signals
Driven and
Relative to
L3_CLK[0]
MPC7457
L3_DATA[16:23]
L3_DATA[24:31]
Latched
L3_DATA[8:15]
L3_DATA[0:7]
Figure 16. Example 2: Input Setup Time Violation on L3_DATA[8:15] and L3_DP[1]
SRAM Input Setup
Time Requirement
L3CLK[0]
Figure 15. Example 2: Long Traces on L3_DATA[8:15] and L3_DP[1]
Understanding the MPC7450 Family L3 Cache Hardware Interface
{L3DATA[8:15], L3DP[1]}
{L3DATA[0:7],
{L3DATA[16:23],
{L3DATA[24:31], L3DP[3]}
L3_ECHO_CLK[0]
L3_ECHO_CLK[1]
Freescale Semiconductor, Inc.
L3ADDR[17:0]
L3_CNTL[0]
L3_CNTL[1]
{L3DATA[32:63], L3DP[4:7]}
L3_CLK[0]
For More Information On This Product,
Data 0
L3_ECHO_CLK[2:3]
Data 0
Data 0
Data 0
L3_CLK[1]
L3DP[0]}
L3DP[2]}
Go to: www.freescale.com
SRAM Input Hold
Time Requirement
Data 1
Data 1
Data 1
Data 1
Data 2
Data 2
Data 2
Data 2
Adjusting AC Timing Margins
Data 3
SRAM AC Timing
Violation
Data 3
Data 3
Data 3
B1
B2
SA[17:0]
CQ
D[0:8]
D[9:17]
CK
D[18:25]
D[26:35]
CQ
SRAM 1
SRAM 0
21