ade7880 Analog Devices, Inc., ade7880 Datasheet - Page 94

no-image

ade7880

Manufacturer Part Number
ade7880
Description
Polyphase Multifunction Energy Metering Ic With Harmonic Monitoring
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ade7880ACPZ
Manufacturer:
ADI
Quantity:
5
Part Number:
ade7880ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ade7880ACPZ-RL
Manufacturer:
AD
Quantity:
2 155
Part Number:
ade7880ACPZ-RL
Manufacturer:
AD
Quantity:
12 620
Part Number:
ade7880ACPZ-RL
Manufacturer:
AD
Quantity:
2 550
Part Number:
ade7880ACPZ-RL
Manufacturer:
AD
Quantity:
7 700
Part Number:
ade7880ACPZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADE7880
Bit
Location
7
8
15:9
Table 39. COMPMODE Register (Address 0xE60E)
Bit
Location
0
1
2
3
4
5
6
7
8
10:9
11
12
13
14
15
Table 40. Gain Register (Address 0xE60F)
Bit
Location
2:0
Bit Mnemonic
VANLPHASE[1]
VANLPHASE[2]
Reserved
Bit Mnemonic
TERMSEL1[0]
TERMSEL1[1]
TERMSEL1[2]
TERMSEL2[0]
TERMSEL2[1]
TERMSEL2[2]
TERMSEL3[0]
TERMSEL3[1]
TERMSEL3[2]
ANGLESEL[1:0]
VNOMAEN
VNOMBEN
VNOMCEN
SELFREQ
Reserved
Bit Mnemonic
PGA1[2:0]
Default Value
0
0
000 0000
Default Value
1
1
1
1
1
1
1
1
1
00
0
0
0
0
0
Default Value
000
Description
1: Phase A is in no load condition based on apparent power. Bit set together with Bit 2
(VANLOAD) in the STATUS1 register.
0: Phase B is out of no load condition based on apparent power.
1: Phase B is in no load condition based on apparent power. Bit set together with Bit 2
(VANLOAD) in the STATUS1 register.
0: Phase C is out of no load condition based on apparent power.
1: Phase C is in no load condition based on apparent power. Bit set together with Bit 2
(VANLOAD) in the STATUS1 register.
Reserved. These bits are always 0.
Description
Setting all TERMSEL1[2:0] to 1 signifies the sum of all three phases is included in the CF1
output. Phase A is included in the CF1 outputs calculations.
Phase B is included in the CF1 outputs calculations.
Phase C is included in the CF1 outputs calculations.
Setting all TERMSEL2[2:0] to 1 signifies the sum of all three phases is included in the CF2
output. Phase A is included in the CF2 outputs calculations.
Phase B is included in the CF2 outputs calculations.
Phase C is included in the CF2 outputs calculations.
Setting all TERMSEL3[2:0] to 1 signifies the sum of all three phases is included in the CF3
output. Phase A is included in the CF3 outputs calculations.
Phase B is included in the CF3 outputs calculations.
Phase C is included in the CF3 outputs calculations.
00: the angles between phase voltages and phase currents are measured.
01: the angles between phase voltages are measured.
10: the angles between phase currents are measured.
11: no angles are measured.
When this bit is 0, the apparent power on Phase A is computed regularly.
When this bit is 1, the apparent power on Phase A is computed using VNOM register instead
of regular measured rms phase voltage.
When this bit is 0, the apparent power on Phase B is computed regularly.
When this bit is 1, the apparent power on Phase B is computed using VNOM register instead
of regular measured rms phase voltage.
When this bit is 0, the apparent power on Phase C is computed regularly.
When this bit is 1, the apparent power on Phase C is computed using VNOM register instead
of regular measured rms phase voltage.
When the ADE7880 is connected to 50 Hz networks, this bit should be cleared to 0 (default
value). When the ADE7880 is connected to 60 Hz networks, this bit should be set to 1.
This bit is 0 by default and it does not manage any functionality.
Description
Phase currents gain selection.
000: gain = 1.
001: gain = 2.
010: gain = 4.
011: gain = 8.
100: gain = 16.
Rev. PrE| Page 94 of 103
Preliminary Technical Data

Related parts for ade7880