ATSAM3U4CA-CU Atmel, ATSAM3U4CA-CU Datasheet - Page 1133

• Manufacturer Part Number: ATSAM3U4CA-CU
• Description: IC MCU 32BIT 256KB FLSH 100TFBGA
• Manufacturer: Atmel
• Series: SAM3Ur

Specifications of ATSAM3U4CA-CU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 96MHz
• Connectivity: EBI/EMI, I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 57
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 52K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: A/D 4x10b, 4x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-TFBGA
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• Data Bus Width: 32 bit
• Data Ram Size: 52 KB
• Interface Type: 3xUSART, TWI, 4xSPI, Bus
• Maximum Clock Frequency: 96 MHz
• Number Of Programmable I/os: 57
• Number Of Timers: 8
• Operating Supply Voltage: 1.62 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3U-EK
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

43.9.5.1
Table 43-47. SSC Timings
Notes:
6430D–ATARM–25-Mar-11
Symbol
SSC
SSC
SSC
SSC
SSC
SSC
SSC
SSC
SSC
SSC
SSC
SSC
SSC
SSC
0
1
2
3
4
5
6
7
8
9
10
11
12
13
(1)
(1)
1. Timings SSC4 and SSC7 depend on the start condition. When STTDLY = 0 (Receive start delay) and START = 4, or 5 or
2. For output signals (TF, TD, RF), Min and Max access times are defined. The Min access time is the time between the TK (or
3. 1.8V domain: V
4. 3.3V domain: V
7(Receive Start Selection), two Periods of the MCK must be added to timings.
RK) edge and the signal change. The Max access timing is the time between the TK edge and the signal stabilization.
43-24
Parameter
TK edge to TF/TD (TK output, TF output)
TK edge to TF/TD (TK input, TF output)
TF setup time before TK edge (TK output)
TF hold time after TK edge (TK output)
TK edge to TF/TD (TK output, TF input)
TF setup time before TK edge (TK input)
TF hold time after TK edge (TK input)
TK edge to TF/TD (TK input, TF input)
RF/RD setup time before RK edge (RK input)
RF/RD hold time after RK edge (RK input)
RK edge to RF (RK input)
RF/RD setup time before RK edge (RK output)
RF/RD hold time after RK edge (RK output)
RK edge to RF (RK output)
SSC Timings
illustrates Min and Max accesses for SSC0. The same applies for SSC1, SSC4, and SSC7, SSC10 and SSC13.
VDDIO
VDDIO
from 1.65V to 1.95V, maximum external capacitor = 25 pF.
from 3.0V to 3.6V, maximum external capacitor = 25 pF.
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
1.8v domain
3.3v domain
Transmitter
Condition
Receiver
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
0 (+2*t
0 (+2*t
5 (+3*t
5 (+3*t
17 - t
15 - t
17 - t
15 - t
t
t
t
t
CPMCK
CPMCK
CPMCK
CPMCK
t
t
t
t
CPMCK
CPMCK
CPMCK
CPMCK
Min
CPMCK
CPMCK
CPMCK
CPMCK
0
0
5
5
5
5
0
0
0
0
0
0
(2)
(2)
(2)
(2)
CPMCK
CPMCK
(2)
(2)
CPMCK
CPMCK
(2)
(2)
- 5
- 5
- 5
- 5
)
)
)
)
(1)(2)
(1)(2)
(1)(2)
(1)(2)
SAM3U Series
18 (+3*t
15 (+3*t
2 (+2*t
2 (+2*t
17.5
14.5
1.5
Max
18
15
2
CPMCK
CPMCK
3
2
CPMCK
CPMCK
(2)
(2)
(2)
(2)
(2)
(2)
(2)
(2)
)
)
)
)
(1)(2)
(1)(2)
(1)(2)
(1)(2)
Units
Figure
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1133