IP-AGX-PCIE/4 Altera, IP-AGX-PCIE/4 Datasheet - Page 144
![IP CORE - PCI Express X1 And X4 Lanes For Arria GX](/photos/24/19/241936/4696145_sml.jpg)
IP-AGX-PCIE/4
Manufacturer Part Number
IP-AGX-PCIE/4
Description
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 144 of 362
- Download datasheet (7Mb)
5–60
Table 5–36. Test Interface Signals—Soft IP Implementation
PCI Express Compiler User Guide
test_in[31:0]
test_out[511:0] or [8:0] for ×1 or ×4
test_out[127:0] or [8:0] for ×8
Test Interface Signals—Soft IP Implementation
Signal
Table 5–36
describes the test signals for the soft IP implementation.
I
I/O
O
The test_in bus provides runtime control for specific IP core
features. For normal operation, this bus can be driven to all 0's. The
following bits are defined:
[0]—Simulation mode. This signal can be set to 1 to accelerate
MegaCore function initialization by changing many initialization
count.
[4:1]—reserved.
[6:5] Compliance test mode. Disable/force compliance mode:
■
■
[11:8]—hardwired to b’0011.
[15:13]—selects the lane.
[32:16, 12]—reserved.
The test_out bus allows you to monitor the PIPE interface When you
choose the 9-bit test_out bus width, a subset of the test_out
signals are brought out as follows:
■
■
The following bits are defined when you choose the larger bus:
■
■
■
■
■
■
■
■
■
■
■
bit 0—completely disables compliance mode; never enter
compliance mode.
bit 1—forces compliance mode. Forces entry to compliance mode
when timeout is reached in polling.active state (and not all lanes
have detected their exit condition).
bits[4:0] = test_out[4:0] on the ×8 IP core.
bits[4:0] = test_out[324:320] on the ×4/×1 IP core.
bits[8:5] = test_out[91:88] on the ×8 IP core.
bits[8:5] = test_out[411:408] on the ×4/×1 IP core.
[7:0]—txdata.
[8]—txdatak.
[9]—txdetectrx.
[10]—txelecidle.
[11]—txcompl.
[12]—rxpolarity.
[14:13]—powerdown.
[22:15]—rxdata.
[23]—rxdatak.
[24]—rxvalid.
[63:25]—reserved.
Description
December 2010 Altera Corporation
Chapter 5: IP Core Interfaces
Test Signals
Related parts for IP-AGX-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IP-AGX-PCIE/1](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: