IP-AGX-PCIE/4 Altera, IP-AGX-PCIE/4 Datasheet - Page 280

IP CORE - PCI Express X1 And X4 Lanes For Arria GX

IP-AGX-PCIE/4

Manufacturer Part Number
IP-AGX-PCIE/4
Description
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer
Altera
Datasheet

Specifications of IP-AGX-PCIE/4

Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
15–52
Table 15–62.
Table 15–63.
Table 15–64.
Table 15–65.
PCI Express Compiler User Guide
Location
Syntax
Arguments
Location
Syntax
Arguments
Location
Syntax
Arguments
Location
Syntax
dma_wr_test Procedure
dma_set_rd_desc_data Procedure
dma_set_wr_desc_data_header Procedure
dma_set_header Procedure
altpcietb_bfm_driver_chaining.v or altpcietb_bfm_driver_chaining.vhd
dma_set_header (bar_table, bar_num, Descriptor_size, direction, Use_msi, Use_eplast,
Bdt_msb, Bdt_lab, Msi_number, Msi_traffic_class, Multi_message_enable)
altpcietb_bfm_driver_chaining.v or altpcietb_bfm_driver_chaining.vhd
dma_set_rd_desc_data (bar_table, bar_num)
bar_table
bar_num
altpcietb_bfm_driver_chaining.v or altpcietb_bfm_driver_chaining.vhd
dma_set_wr_desc_data_header (bar_table, bar_num)
bar_table
bar_num
altpcietb_bfm_driver_chaining.v or altpcietb_bfm_driver_chaining.vhd
dma_wr_test (bar_table, bar_num, use_msi, use_eplast)
bar_table
bar_num
Use_msi
Use_eplast
dma_wr_test Procedure
Use the dma_wr_test procedure for DMA writes from the BFM shared memory to the
endpoint memory.
dma_set_rd_desc_data Procedure
Use the dma_set_rd_desc_data procedure to configure the BFM shared memory for
the DMA read.
dma_set_wr_desc_data Procedure
Use the dma_set_wr_desc_data procedure to configure the BFM shared memory for
the DMA write.
dma_set_header Procedure
Use the dma_set_header procedure to configure the DMA descriptor table for DMA
read or DMA write.
Address of the endpoint bar_table structure in BFM shared memory.
BAR number to analyze.
When set, the root port uses native PCI Express MSI to detect the DMA completion.
When set, the root port uses BFM shared memory polling to detect the DMA completion.
Address of the endpoint bar_table structure in BFM shared memory.
BAR number to analyze.
Address of the endpoint bar_table structure in BFM shared memory.
BAR number to analyze.
Chapter 15: Testbench and Design Example
December 2010 Altera Corporation
BFM Procedures and Functions

Related parts for IP-AGX-PCIE/4