MC68360CAI25L Freescale Semiconductor, MC68360CAI25L Datasheet - Page 294

IC MPU QUICC 25MHZ 240-FQFP

MC68360CAI25L

Manufacturer Part Number
MC68360CAI25L
Description
IC MPU QUICC 25MHZ 240-FQFP
Manufacturer
Freescale Semiconductor

Specifications of MC68360CAI25L

Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
240-FQFP
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
240
Package Type
FQFP
Controller Family/series
68K
Core Size
32 Bit
Cpu Speed
25MHz
No. Of Timers
4
Embedded Interface Type
SCP, TDM
Digital Ic Case Style
FQFP
Supply Voltage Range
3V To 3.6V, 4.75V To 5.25V
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68360CAI25L
Manufacturer:
SAMTEC
Quantity:
1 000
Part Number:
MC68360CAI25L
Manufacturer:
FREESCAL
Quantity:
717
Part Number:
MC68360CAI25L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68360CAI25L
Manufacturer:
FREESCALE
Quantity:
20 000
System Integration Module (SIM60)
Bit 5—PWW
Bit 4—CAS2, CAS3/IACK3, IACK6
Bit 2—CAS0, CAS1/IACK1, IACK2
Bit 1—CS7/IACK7
Bit 0—AVEC (AVECO)/IACK5
6.10 MEMORY CONTROLLER
The memory controller is a sub-block of the SIM60 that is responsible for up to eight general-
purpose chip-select lines and the DRAM controller. The DRAM controller itself can control
up to eight memory banks.
6.10.1 Memory Controller Key Features
The key features of the memory controller are as follows:
6-50
This read-only bit is used to indicate if the WE/ADDR and the PRTY lines have been pro-
grammed by the user or are still in the three-state condition because the PEPAR register
has not been written.
• All Eight Memory Banks Support the Following:
0 = PEPAR has not been written. The WE/ADDR and the PRTY lines are still being
1 = PEPAR was written. The WE/ADDR and the PRTY lines have been programmed
0 = The CAS2 and CAS3 output functions are selected.
1 = The IACK3 and IACK6 output functions are selected.
0 = The CAS0 and CAS1 output functions are selected.
1 = The IACK1 and IACK2 output functions are selected.
0 = The CS7 output function is selected.
1 = The IACK7 output function is selected.
0 = The AVEC input function is selected in normal operation, or AVECO is selected in
1 = The IACK5 output function is selected.
—32-Bit Address Decode with 17 Bits of Address Masking
—Various Block Sizes—2 Kbytes up to 256 Mbytes
—From 0 to 15 Wait States Programmable with DSACK Generation
—Memory Bank Can Be Used by an External Master
—Supports Burst Accesses of the MC68040
—Byte Parity Generation/Checking
—Write-Protect Capability
—Four Byte-Write Enable (WE) Signals
—Output Enable (OE) Signal
—Special Options for Interfacing to Slow Peripherals
—Function Code Match with Mask Can Qualify Memory Bank Accesses
three-stated.
in the PEPAR, so the configuration choices of these pins in the PEPAR are valid.
slave mode.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com

Related parts for MC68360CAI25L