dsp56000 Freescale Semiconductor, Inc, dsp56000 Datasheet - Page 384

no-image

dsp56000

Manufacturer Part Number
dsp56000
Description
24-bit Digital Signal Processor Family Manual
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Operation:
If cc, then SP+1 SP; PC SSH; SR SSL; 0xxx PC
If cc, then SP+1 SP; PC SSH; SR SSL; ea PC
Description: Jump to the subroutine whose location in program memory is given by the
instruction’s effective address if the specified condition is true. If the specified condition is
true, the address of the instruction immediately following the JScc instruction (PC) and
the system status register (SR) are pushed onto the system stack. Program execution
then continues at the specified effective address in program memory. If the specified
condition is false, the program counter (PC) is incremented, and any extension word is
ignored. However, the address register specified in the effective address field is always
updated independently of the specified condition. All memory alterable addressing
modes may be used for the effective address. A fast short jump addressing mode may
also be used. The 12-bit data is zero extended to form the effective address. The term
“cc” may specify the following conditions:
A - 118
JScc
CC (HS)
CS (LO)
EC
EQ
ES
GE
GT
LC
LE
LS
LT
MI
NE
NR
PL
NN
else PC+1 PC
else PC+1 PC
— carry clear (higher or same)
— carry set (lower)
— extension clear
— equal
— extension set
— greater than or equal
— greater than
— limit clear
— less than or equal
— limit set
— less than
— minus
— not equal
— normalized
— plus
— not normalized
“cc” Mnemonic
Freescale Semiconductor, Inc.
For More Information On This Product,
Jump to Subroutine Conditionally
INSTRUCTION DESCRIPTIONS
INSTRUCTION SET DETAILS
Go to: www.freescale.com
Assembler Syntax:
Condition
C=0
C=1
E=0
Z=1
E=1
N
Z+(N
L=0
Z+(N
L=1
N
N=1
Z=0
Z+(U E)=1
N=0
Z+(U E)=0
JScc xxx
JScc ea
V=0
V=1
V)=0
V)=1
MOTOROLA
JScc

Related parts for dsp56000