pef2256e Infineon Technologies Corporation, pef2256e Datasheet - Page 203

no-image

pef2256e

Manufacturer Part Number
pef2256e
Description
E1/t1/j1 Framer And Line Interface Component For Long- And Short-haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pef2256eV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
pef2256eV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
pef2256eV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
7
7.1
The FALC
J1 mode.
The device is programmable via a microprocessor interface which enables byte or word
access to all control and status registers.
After reset the FALC
described in
The status registers are read-only and are updated continuously. Normally, the
processor reads the status registers periodically to analyze the alarm status and
signaling data.
7.2
The FALC
period of 10 µs. During reset the FALC
stages are in a high-impedance state, all internal flip-flops are reset and most of the
control registers are initialized with default values.
SIgnals (for example RL1/2 receive line) should not be applied before the device is
powered up.
After reset the device is initialized to E1 operation.
7.3
After reset, the FALC
mode, bit FMR1.PMOD has to be set high. After the internal clocking is settled to T1/
J1mode (takes up to 20 µs), the following register values are initialized:
.
Table 54
Register
GCM(8:1)
FMR0
FMR1
FMR2
User’s Manual
Hardware Description
®
®
56 is forced to the reset state if a low signal is input on pin RES for a minimum
Operational Description T1/J1
Operational Overview T1/J1
56 can be operated in two principle modes, which are either E1 mode or T1/
Device Reset T1/J1
Device Initialization in T1/J1 Mode
Chapter 7.3
Initial Values after reset and FMR1.PMOD = 1 (T1/J1)
Initiated
Value
all 00
00
00
00
H
H
H
H
®
56 must be initialized first. General guidelines for initialization are
®
56 is initialized for E1 doubleframe format. To initialize T1/J1
Meaning
1.544 MHz on pin MCLK.
NRZ coding, no alarm simulation
PCM24 mode, 2.048 Mbit/s system data rate, no AIS
transmission to remote end or system interface, payload
loop off, channel translation mode 0
®
56 needs an active clock on pin MCLK. All output
203
Operational Description T1/J1
DS1.1, 2003-10-23
PEF 2256 H/E
FALC
®
56

Related parts for pef2256e