pef2256e Infineon Technologies Corporation, pef2256e Datasheet - Page 402

no-image

pef2256e

Manufacturer Part Number
pef2256e
Description
E1/t1/j1 Framer And Line Interface Component For Long- And Short-haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pef2256eV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
pef2256eV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
pef2256eV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
should be serviced within the next 3 ms. If requests for new information are ignored,
current contents is repeated.
Note: If access to XS(12:1) registers is done without control of the interrupt ISR1.CASE
Port Configuration 1 to 4 (Read/Write)
Value after reset: 00
PC1
PC2
PC3
PC4
RPC(3:0)
User’s Manual
Hardware Description
and the write access to these registers is done exact in that moment when this
interrupt is generated, data is lost.
A software reset (CMDR.XRES) resets these registers.
RPC13
RPC23
RPC33
RPC43
7
RPC12
RPC22
RPC32
RPC42
Receive multifunction port configuration
The multifunction ports RP(A to D) are bidirectional. After Reset these
ports are configured as inputs. With the selection of the pin function
the In/Output configuration is also achieved. The input function SYPR
may only be selected once, it must not be selected twice or more.
Register PC1 configures port RPA, while PC2 → port RPB,
PC3 → port RPC and PC4 → port RPD.
0000 = SYPR: Synchronous Pulse Receive (Input)
0001 = RFM: Receive Frame Marker (Output)
CMR2.IRSP = 0 and GPC1.SRFM = 0:
The receive frame marker is active high for one 1.544 MHz
period during any bit position of the current frame.
Programming of the bit position is done by using registers
RC(1:0). The internal time slot assigner is disabled. The RFM
offset calculation formula has to be used.
CMR2.IRSP = 0 and GPC1.SRFM = 1:
The receive frame marker is active high for one system period
as programmed by SIC1.SSC and SIC2.SSC2 during any bit
Together with register RC(1:0) SYPR defines the frame begin
on the receive system interface. Because of the offset
programming the SYPR and the RFM pin function cannot be
selected in parallel.
RPC11
RPC21
RPC31
RPC41
RPC10
RPC20
RPC30
RPC40
402
XPC13
XPC23
XPC33
XPC43
XPC12
XPC22
XPC32
XPC42
XPC11
XPC21
XPC31
XPC41
DS1.1, 2003-10-23
T1/J1 Registers
XPC10
XPC20
XPC30
XPC40
PEF 2256 H/E
0
FALC
(80)
(81)
(82)
(83)
®
56

Related parts for pef2256e