pef2256e Infineon Technologies Corporation, pef2256e Datasheet - Page 82

no-image

pef2256e

Manufacturer Part Number
pef2256e
Description
E1/t1/j1 Framer And Line Interface Component For Long- And Short-haul Applications
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pef2256eV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
pef2256eV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
pef2256eV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
from one multiframe to the next. Additionally the FALC
data change pointer (RSP1/2) which directly points to the updated RS(16:1) register.
Because the CAS controller is working on the PCM highway side of the receive buffer,
slips disturb the CAS data.
4.2
4.2.1
Bit: FMR1.PMOD = 0
PCM line bit rate
Single frame length
Framing frequency
HDLC controller
Organization
The operating mode of the FALC
and characteristics, line code, multiframe structure, and signaling scheme.
The FALC
(CEPT, 2.048 Mbit/s) carriers. The internal HDLC or CAS controller supports all
signaling procedures including signaling frame synchronization/synthesis and signaling
alarm detection in all framing formats. The time slot assignment from the PCM line to the
system highway and vice versa is performed without any changes of numbering (TS0 ↔
TS0, …, TS31 ↔ TS31).
Summary of E1 Framing Modes
After reset, the FALC
between the framing formats is done by programming bits FMR2.RFS1/0 and
FMR3.EXTIW for the receiver and FMR1.XFS for the transmitter.
User’s Manual
Hardware Description
Doubleframe format according to ITU-T G. 704
Multiframe format according to ITU-T G. 704
CRC4 processing according to ITU-T G. 706
Multiframe format with CRC4 to non CRC4 interworking according to ITU-T G. 706
Multiframe format with modified CRC4 to non CRC4 interworking
Multiframe format with CRC4 performance monitoring
®
Framer Operating Modes (E1)
General
56 implements all of the standard framing structures for E1 or PCM 30
®
:
:
:
:
:
56 is switched into doubleframe format automatically. Switching
2.048 Mbit/s
256 bit, No. 1…256
8 kHz
n × 64 kbit/s, n = 1 to 32 or n× 4 kbit/s, n = 1 to 5
32 time slots, No. 0…31
with 8 bits each, No. 1…8
®
56 is selected by programming the carrier data rate
82
®
56 generates a receive signaling
Functional Description E1
DS1.1, 2003-10-23
PEF 2256 H/E
FALC
®
56

Related parts for pef2256e