HD6417618 RENESAS [Renesas Technology Corp], HD6417618 Datasheet - Page 374

• Manufacturer Part Number: HD6417618
• Description: 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

Section 14 Serial Communication Interface with FIFO (SCIF)
Rev. 6.00 Jun. 12, 2007 Page 342 of 610
REJ09B0131-0600
Bit
4
3
Bit Name
BRK
FER
Initial
value
0
0
R/W
R/(W)* Break Detection
R
Description
Indicates that a break signal has been detected in
receive data.
0: No break signal received
[Clearing conditions]
•
•
1: Break signal received*
[Setting condition]
•
Note: * When a break is detected, transfer of the
Framing Error
Indicates a framing error in the data read from the
next receive FIFO data register (SCFRDR) in
asynchronous mode.
0: No receive framing error occurred in the next data
[Clearing conditions]
•
•
1: A receive framing error occurred in the next data
[Setting condition]
•
read from SCFRDR
read from SCFRDR.
BRK is cleared to 0 when the chip is a power-on
reset
BRK is cleared to 0 when software reads BRK
after it has been set to 1, then writes 0 to BRK
BRK is set to 1 when data including a framing
error is received, and a framing error occurs with
space 0 in the subsequent receive data
FER is cleared to 0 when the chip undergoes a
power-on reset
FER is cleared to 0 when no framing error is
present in the next data read from SCFRDR
FER is set to 1 when a framing error is present in
the next data read from SCFRDR
receive data (H'00) to SCFRDR stops after
detection. When the break ends and the
receive signal becomes mark 1, the transfer
of receive data resumes.