MMC2114 MOTOROLA [Motorola, Inc], MMC2114 Datasheet - Page 111

no-image

MMC2114

Manufacturer Part Number
MMC2114
Description
M CORE Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MMC2114CFCAF33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MMC2114CFCAG33
Manufacturer:
XILINX
0
Company:
Part Number:
MMC2114CFCAG33
Quantity:
62
Part Number:
MMC2114CFCPU33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCPV33
Manufacturer:
MOTOLOLA
Quantity:
853
3.4.4 Serial Communications Interface (SCI1 and SCI2) Pin Functions
MMC2114 • MMC2113 • MMC2112 — Rev. 1.0
MOTOROLA
NOTE:
GPIO [7:4] of SPI module not implemented.
The default reset values for the PUPSP bit in SPIPURD is 0. Thus, the
pullup function is disabled by default.
Full SCI interface capabilities and GPIO functions using the TXD1/2 and
RXD1/2 pins are supported.
GPIO [7:2] of SCI modules not implemented.
The default reset value for PUPSCI is 0. Thus, the pullup function is
disabled by default.
Only the pins associated with each SCI are controlled by the register bits
for the corresponding SCI. Thus, the WOMS register bit from SCI1 only
affects TXD1 and RXD1 and has no effect on TXD2 and RXD2.
Freescale Semiconductor, Inc.
For More Information On This Product,
Writes to bits [7:4] of the SPIPORT and SPIDDR registers have no
effect except to change the register bit values.
Reads of bits [7:4] of the SPIPORT when the corresponding
SPIDDR bits are set for inputs always return 0.
PUPSP and RDPSP register bits have no effect.
WOMS register bit controls whether output buffers behave as
open-drain outputs. Default is not open-drain outputs.
PUPSCI register bit enables internal weak pad pullup devices.
Default is pullups disabled.
RDPSCI register bit controls reduced drive function of output
buffers. Default is full drive.
Writes to bits [7:2] of the SCIPORT and SCIDDR registers have
no effect except to change the register bit values.
Reads of bits [7:2] of the SCIPORT when the corresponding
SCIDDR bits are set for inputs always return 0.
PUPSCI and RDPSCI register bits have no effect.
Go to: www.freescale.com
Signal Description
Chip Specific Implementation Signal Issues
Advance Information
Signal Description
111

Related parts for MMC2114