MMC2114 MOTOROLA [Motorola, Inc], MMC2114 Datasheet - Page 541

no-image

MMC2114

Manufacturer Part Number
MMC2114
Description
M CORE Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MMC2114CFCAF33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MMC2114CFCAG33
Manufacturer:
XILINX
0
Company:
Part Number:
MMC2114CFCAG33
Quantity:
62
Part Number:
MMC2114CFCPU33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCPV33
Manufacturer:
MOTOLOLA
Quantity:
853
20.9.2 Internal Data Transfer Display (Show Cycles)
MMC2114 • MMC2113 • MMC2112 — Rev. 1.0
MOTOROLA
Accesses to the address space which contains the registers for the
internal modules (except ports) are indicated by CSE[1:0] = 11.
Internal accesses, other than to the specific module control registers, are
indicated by CSE[1:0] = 01. It should be noted that at higher frequencies
writes to external memories emulating the internal memories may
require one clock for read accesses and two clocks for write accesses.
Internal data transfers normally occur without showing the internal data
bus activity on the external data bus. For debugging purposes, however,
it may be desirable to have internal cycle data appear on the external
bus. These external bus cycles are referred to as show cycles and are
distinguished from normal external cycles by the fact that OE and
EB[3:0] remain negated.
Regardless of whether show cycles are enabled, the EBI drives the
address bus, TC[2:0], TSIZ[1:0] and R/W signals, indicating the internal
cycle activity. When show cycles are disabled, D[31:0] remains in a high
impedance state. When show cycles are enabled, OE and EB[3:0]
remain negated while the internal data is presented on D[31:0] on the
first clock tick after the termination of the internal cycle.
Show cycles are always enabled in emulation mode. In master mode,
show cycles are disabled coming out of reset and must be enabled by
writing to the SHEN bit in the Chip Configuration Register (CCR).
1. CSE[1:0] is valid only for the duration of valid bus cycles or reset. Undefined otherwise.
CSE1
Freescale Semiconductor, Inc.
1
1
0
0
For More Information On This Product,
Table 20-4. Emulation Mode Chip-Select Summary
External Bus Interface Module (EBI)
CSE0
Go to: www.freescale.com
1
0
1
0
Internal access to any register space (excluding ports)
Internal access to ports register space
Internal access not covered by CSE encoding = 11, 10
External access
Reset state
(0x00c1_0000:0x00ff_ffff)
(0x00c0_0000:0x00c0_ffff)
(0x0000_0000:0x00bf_ffff; 0x0100_0000:0x07ff_ffff)
(0x8000_0000 to 0xffff_ffff)
Indication in Emulation Mode
External Bus Interface Module (EBI)
Advance Information
Emulation Support
(1)
541

Related parts for MMC2114