MMC2114 MOTOROLA [Motorola, Inc], MMC2114 Datasheet - Page 233

no-image

MMC2114

Manufacturer Part Number
MMC2114
Description
M CORE Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MMC2114CFCAF33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MMC2114CFCAG33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCAG33
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MMC2114CFCAG33
Manufacturer:
XILINX
0
Company:
Part Number:
MMC2114CFCAG33
Quantity:
62
Part Number:
MMC2114CFCPU33
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MMC2114CFCPV33
Manufacturer:
MOTOLOLA
Quantity:
853
MMC2114 • MMC2113 • MMC2112 — Rev. 1.0
MOTOROLA
NOTE:
NOTE:
This three-step command write sequence must be strictly followed. No
intermediate writes to the SGFM module are permitted between these
three steps. The command write sequence is:
The page erase command operates simultaneously on adjacent erase
pages in two interleaved FLASH physical blocks. Thus, a single erase
page is effectively 1 Kbyte.
On devices with 256 Kbytes of FLASH or more, concurrent command
execution is possible. After a command is launched for the FLASH
physical blocks serviced by the current set of banked registers,
BKSEL[1:0] can be changed in order to launch a command for another
pair of FLASH physical blocks. A command launched for one pair of
FLASH physical blocks will not interfere with the execution of commands
launched for other FLASH physical blocks and will only set the CCIF flag
in the SGFMUSTAT register selected by BKSEL[1:0] at the time the
command was launched.
The FLASH state machine will flag errors in command write sequences
by means of the ACCERR and PVIOL flags in the SGFMUSTAT register.
An erroneous command write sequence will self-abort and set the
appropriate flag. The ACCERR or PVIOL flags must be cleared before
commencing another command write sequence.
1. Write the 32-bit word to be programmed to its location in the
2. Write the program, erase, or verify command to SGFMCMD, the
3. Launch the command by writing a 1 to the CBEIF flag. This will
Freescale Semiconductor, Inc.
Second Generation FLASH for M•CORE (SGFM)
For More Information On This Product,
SGFM array. The address and data will be stored in internal
buffers. All address bits are valid for program commands. The
value of the data written for verify and erase commands is ignored.
For mass erase or verify, the address can be any location in the
SGFM array. For page erase, address bits [9:0] are ignored.
command buffer. See
Commands.
clear CBEIF. When command execution is complete, the FLASH
state machine will set the CCIF flag. The CBEIF flag will also be
set again, indicating that the address, data, and command buffers
are ready for a new command sequence to begin.
Go to: www.freescale.com
10.8.3.3 FLASH User Mode Valid
Second Generation FLASH for M•CORE (SGFM)
Advance Information
SGFM User Mode
233

Related parts for MMC2114