MMC2114 MOTOROLA [Motorola, Inc], MMC2114 Datasheet - Page 402

• Manufacturer Part Number: MMC2114
• Description: M CORE Microcontrollers
• Manufacturer: MOTOROLA [Motorola, Inc]

Serial Peripheral Interface Module (SPI)
18.7.1 SPI Control Register 1
Advance Information
402
Address: 0x00cb_0000
Reset:
Read: Anytime
Write: Anytime
SPIE — SPI Interrupt Enable Bit
Read:
Write:
0x00cb_0000
0x00cb_0001
0x00cb_0002
0x00cb_0003
0x00cb_0005
0x00cb_0006
0x00cb_0007
0x00cb_0008
1. S/U = CPU supervisor or user mode access. User mode accesses to supervisor only ad-
The SPIE bit enables the SPIF and MODF flags to generate interrupt
requests. Reset clears SPIE.
Freescale Semiconductor, Inc.
Address
dresses have no effect and result in a cycle termination transfer error.
For More Information On This Product,
1 = SPIF and MODF interrupt requests enabled
0 = SPIF and MODF interrupt requests disabled
Serial Peripheral Interface Module (SPI)
SPIE
7v‡Ã&
0
Figure 18-2. SPI Control Register 1 (SPICR1)
Go to: www.freescale.com
SPI Pullup and Reduced Drive Register (SPIPURD)
SPE
%
0
SPI Port Data Direction Register (SPIDDR)
Table 18-2. SPI Memory Map
SPI Port Data Register (SPIPORT)
SWOM
SPI Baud Rate Register (SPIBR)
SPI Control Register 1 (SPICR1)
SPI Control Register 2 (SPICR2)
SPI Status Register (SPISR)
$
0
SPI Data Register (SPIDR)
MSTR
MMC2114 • MMC2113 • MMC2112 — Rev. 1.0
Bits 7–0
#
0
CPOL
"
0
CPHA
!
1
SSOE
0
MOTOROLA
Access
S/U
S/U
S/U
S/U
S/U
S/U
S/U
S/U
LSBFE
7v‡Ã
0
(1)