MMC2114 MOTOROLA [Motorola, Inc], MMC2114 Datasheet - Page 532

• Manufacturer Part Number: MMC2114
• Description: M CORE Microcontrollers
• Manufacturer: MOTOROLA [Motorola, Inc]

External Bus Interface Module (EBI)
20.3.12 Transfer Size (TSIZ[1:0])
20.3.13 Processor Status (PSTAT[3:0])
20.4 Memory Map and Registers
20.5 Operand Transfer
Advance Information
532
TSIZ[1:0] provides an indication of the M•CORE transfer size. See
20-2. This function is enabled by default in master mode and emulation
mode, and disabled by default in single-chip mode. Selection of this
function is through the Chip Configuration Register (see
Configuration
as pins INT7 and INT6 of the EPORT module.
PSTAT[3:0] provides an indication of the M•CORE processor status.
See
default in emulation mode, and disabled by default in master mode and
single-chip mode. Selection of this function is through the Chip
Configuration Register. When this feature is disabled, these pins act as
pins INT5, INT4, INT3, and INT2 of the EPORT module.
The EBI is not memory-mapped and has no software-accessible
registers.
The possible operand accesses for the internal M•CORE bus are:
No misaligned transfers are supported. The EBI controls the byte,
half-word, or word operand transfers between the M•CORE bus and a
16-bit or 32-bit port. “Port” refers to the width of the data path that an
external device uses during a data transfer. Each port is assigned to
•
•
•
•
Freescale Semiconductor, Inc.
Table 20-6
For More Information On This Product,
Byte
Aligned upper half-word
Aligned lower half-word
Aligned word
External Bus Interface Module (EBI)
Go to: www.freescale.com
Register). When this feature is disabled, these pins act
for status indication codes. This function is enabled by
MMC2114 • MMC2113 • MMC2112 — Rev. 1.0
4.7.3.1 Chip
MOTOROLA
Table