XC4VFX12-10SFG363C Xilinx Inc, XC4VFX12-10SFG363C Datasheet - Page 135

• Manufacturer Part Number: XC4VFX12-10SFG363C
• Description: IC FPGA VIRTEX-4 FX 12K 363FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX12-10SFG363C

• Number Of Logic Elements/cells: 12312
• Number Of Labs/clbs: 1368
• Total Ram Bits: 663552
• Number Of I /o: 240
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 363-FBGA, FCBGA
• Package: 363FCBGA
• Family Name: Virtex®-4
• Device Logic Units: 12312
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 240
• Ram Bits: 663552
• For Use With: HW-V4-ML403-UNI-G - EVALUATION PLATFORM VIRTEX-4
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
R
.INIT_00(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_01(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_02(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_03(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_04(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_05(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_06(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_07(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_08(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_09(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_0A(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_0B(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_0C(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_0D(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_0E(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_0F(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_10(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_11(256'h00000000000000000000000000000000000000000000000000000000
00000000),
.INIT_12(256'h00000000000000000000000000000000000000000000000000000000
00000000),
www.xilinx.com
Block RAM VHDL and Verilog Templates
135