XC4VFX12-10SFG363C Xilinx Inc, XC4VFX12-10SFG363C Datasheet - Page 381

• Manufacturer Part Number: XC4VFX12-10SFG363C
• Description: IC FPGA VIRTEX-4 FX 12K 363FCBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-4r

Specifications of XC4VFX12-10SFG363C

• Number Of Logic Elements/cells: 12312
• Number Of Labs/clbs: 1368
• Total Ram Bits: 663552
• Number Of I /o: 240
• Voltage - Supply: 1.14 V ~ 1.26 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 363-FBGA, FCBGA
• Package: 363FCBGA
• Family Name: Virtex®-4
• Device Logic Units: 12312
• Typical Operating Supply Voltage: 1.2 V
• Maximum Number Of User I/os: 240
• Ram Bits: 663552
• For Use With: HW-V4-ML403-UNI-G - EVALUATION PLATFORM VIRTEX-4
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Virtex-4 FPGA User Guide
UG070 (v2.6) December 1, 2008
R
NETWORKING)
VARIABLE)
port (
end component;
-- Component Attribute specification for ISERDES
-- should be placed after architecture declaration but
-- before the "begin" keyword
attribute BITSLIP_ENABLE : string;
attribute DATA_RATE : string;
attribute DATA_WIDTH : integer;
attribute INTERFACE_TYPE : string;
attribute IOBDELAY : string;
attribute IOBDELAY_TYPE : string;
attribute IOBDELAY_VALUE : integer;
attribute NUM_CE : integer;
attribute SERDES_MODE : string;
-- Component Instantiation for ISERDES should be placed
-- in architecture after the "begin" keyword
--
-- Instantiation Section
--
U1 : ISERDES
generic map (
);
O : out STD_LOGIC;
Q1 : out STD_LOGIC;
Q2 : out STD_LOGIC;
Q3 : out STD_LOGIC;
Q4 : out STD_LOGIC;
Q5 : out STD_LOGIC;
Q6 : out STD_LOGIC;
SHIFTOUT1 : out STD_LOGIC;
SHIFTOUT2 : out STD_LOGIC;
BITSLIP : in STD_LOGIC;
CE1 : in STD_LOGIC;
CE2 : in STD_LOGIC;
CLK : in STD_LOGIC;
CLKDIV : in STD_LOGIC;
D : in STD_LOGIC;
DLYCE : in STD_LOGIC;
DLYINC : in STD_LOGIC;
DLYRST : in STD_LOGIC;
OCLK : in STD_LOGIC;
REV : in STD_LOGIC;
SHIFTIN1 : in STD_LOGIC;
SHIFTIN2 : in STD_LOGIC;
SR : in STD_LOGIC;
);
INTERFACE_TYPE : string := "MEMORY"; --(MEMORY,
IOBDELAY : string := "NONE"; --(NONE,IBUF,IFD,BOTH)
IOBDELAY_TYPE : string := "DEFAULT"; --(DEFAULT,FIXED,
IOBDELAY_VALUE : integer := 0; --(0 to 63)
NUM_CE : integer := 2; --(1,2)
SERDES_MODE : string := "MASTER"; --(MASTER, SLAVE)
www.xilinx.com
Input Serial-to-Parallel Logic Resources (ISERDES)
381